

# LPC2141/42/44/46/48

Single-chip 16-bit/32-bit microcontrollers; up to 512 kB flash with ISP/IAP, USB 2.0 full-speed device, 10-bit ADC and DAC

Rev. 01 — 20 April 2006

**Preliminary data sheet** 



The LPC2141/42/44/46/48 microcontrollers are based on a 16-bit/32-bit ARM7TDMI-S CPU with real-time emulation and embedded trace support, that combine microcontroller with embedded high-speed flash memory ranging from 32 kB to 512 kB. A 128-bit wide memory interface and a unique accelerator architecture enable 32-bit code execution at the maximum clock rate. For critical code size applications, the alternative 16-bit Thumb mode reduces code by more than 30 % with minimal performance penalty.

Due to their tiny size and low power consumption, LPC2141/42/44/46/48 are ideal for applications where miniaturization is a key requirement, such as access control and point-of-sale. Serial communications interfaces ranging from a USB 2.0 Full-speed device, multiple UARTs, SPI, SSP to I<sup>2</sup>C-bus and on-chip SRAM of 8 kB up to 40 kB, make these devices very well suited for communication gateways and protocol converters, soft modems, voice recognition and low end imaging, providing both large buffer size and high processing power. Various 32-bit timers, single or dual 10-bit ADC(s), 10-bit DAC, PWM channels and 45 fast GPIO lines with up to nine edge or level sensitive external interrupt pins make these microcontrollers suitable for industrial control and medical systems.

#### 2. Features

#### 2.1 Key features

- 16-bit/32-bit ARM7TDMI-S microcontroller in a tiny LQFP64 package.
- 8 kB to 40 kB of on-chip static RAM and 32 kB to 512 kB of on-chip flash memory. 128-bit wide interface/accelerator enables high-speed 60 MHz operation.
- In-System Programming/In-Application Programming (ISP/IAP) via on-chip boot loader software. Single flash sector or full chip erase in 400 ms and programming of 256 bytes in 1 ms.
- EmbeddedICE RT and Embedded Trace interfaces offer real-time debugging with the on-chip RealMonitor software and high-speed tracing of instruction execution.
- USB 2.0 Full-speed compliant device controller with 2 kB of endpoint RAM.

  In addition, the LPC2146/48 provides 8 kB of on-chip RAM accessible to USB by DMA.
- One or two (LPC2141/42 vs. LPC2144/46/48) 10-bit ADCs provide a total of 6/14 analog inputs, with conversion times as low as 2.44 μs per channel.
- Single 10-bit DAC provides variable analog output (LPC2142/44/46/48 only).
- Two 32-bit timers/external event counters (with four capture and four compare channels each), PWM unit (six outputs) and watchdog.
- Low power Real-Time Clock (RTC) with independent power and 32 kHz clock input.



- Multiple serial interfaces including two UARTs (16C550), two Fast I<sup>2</sup>C-bus (400 kbit/s), SPI and SSP with buffering and variable data length capabilities.
- Vectored Interrupt Controller (VIC) with configurable priorities and vector addresses.
- Up to 45 of 5 V tolerant fast general purpose I/O pins in a tiny LQFP64 package.
- Up to 21 external interrupt pins available.
- 60 MHz maximum CPU clock available from programmable on-chip PLL with settling time of 100 μs.
- On-chip integrated oscillator operates with an external crystal from 1 MHz to 25 MHz.
- Power saving modes include Idle and Power-down.
- Individual enable/disable of peripheral functions as well as peripheral clock scaling for additional power optimization.
- Processor wake-up from Power-down mode via external interrupt or BOD.
- Single power supply chip with POR and BOD circuits:
  - $\bullet$  CPU operating voltage range of 3.0 V to 3.6 V (3.3 V  $\pm$  10 %) with 5 V tolerant I/O pads.

# 3. Ordering information

Table 1: Ordering information

Type number	Package					
	Name	Description	Version			
LPC2141FBD64		plastic low profile quad flat package; 64 leads; body $10 \times 10 \times 1.4$ mm	SOT314-2			
LPC2142FBD64						
LPC2144FBD64						
LPC2146FBD64						
LPC2148FBD64						


## 3.1 Ordering options

Table 2: Ordering options

Type number	Flash memory	RAM	Endpoint USB RAM	ADC (channels overall)	DAC	Temperature range (°C)
LPC2141FBD64	32 kB	8 kB	2 kB	1 (6 channels)	-	-40 to +85
LPC2142FBD64	64 kB	16 kB	2 kB	1 (6 channels)	1	-40 to +85
LPC2144FBD64	128 kB	16 kB	2 kB	2 (14 channels)	1	-40 to +85
LPC2146FBD64	256 kB	32 kB + 8 kB shared with USB DMA [1]	2 kB	2 (14 channels)	1	-40 to +85
LPC2148FBD64	512 kB	32 kB + 8 kB shared with USB DMA [1]	2 kB	2 (14 channels)	1	-40 to +85

<sup>[1]</sup> While the USB DMA is the primary user of the additional 8 kB RAM, this RAM is also accessible at any time by the CPU as a general purpose RAM for data and code storage.

# 4. Block diagram




- (1) Pins shared with GPIO.
- (2) LPC2144/46/48 only.
- (3) USB DMA controller with 8 kB of RAM accessible as general purpose RAM and/or DMA is available in LPC2146/48 only.
- (4) LPC2142/44/46/48 only.


#### Fig 1. Block diagram




# 5. Pinning information

## 5.1 Pinning







# 5.2 Pin description

Table 3: Pin description

Symbol	Pin	Type	Description
P0.0 to P0.31		I/O	<b>Port 0:</b> Port 0 is a 32-bit I/O port with individual direction controls for each bit. Total of 31 pins of the Port 0 can be used as a general purpose bidirectional digital I/Os while P0.31 is output only pin. The operation of port 0 pins depends upon the pin function selected via the pin connect block.
			Pins P0.24, P0.26 and P0.27 are not available.
P0.0/TXD0/	19 <u>[1]</u>	I/O	P0.0 — General purpose input/output digital pin (GPIO).
PWM1		0	TXD0 — Transmitter output for UART0.
		0	PWM1 — Pulse Width Modulator output 1.
P0.1/RXD0/	21 [2]	I/O	P0.1 — General purpose input/output digital pin (GPIO).
PWM3/EINT0		I	RXD0 — Receiver input for UART0.
		0	PWM3 — Pulse Width Modulator output 3.
		I	EINT0 — External interrupt 0 input
P0.2/SCL0/	22[3]	I/O	P0.2 — General purpose input/output digital pin (GPIO).
CAP0.0		I/O	SCL0 — I <sup>2</sup> C0 clock input/output. Open-drain output (for I <sup>2</sup> C-bus compliance)
		I	CAP0.0 — Capture input for Timer 0, channel 0.
P0.3/SDA0/	26 <sup>[3]</sup>	I/O	P0.3 — General purpose input/output digital pin (GPIO).
MAT0.0/EINT1		I/O	SDA0 — I <sup>2</sup> C0 data input/output. Open-drain output (for I <sup>2</sup> C-bus compliance)
		0	MAT0.0 — Match output for Timer 0, channel 0.
		I	EINT1 — External interrupt 1 input.
P0.4/SCK0/	27 [4]	I/O	P0.4 — General purpose input/output digital pin (GPIO).
CAP0.1/AD0.6		I/O	SCK0 — Serial clock for SPI0. SPI clock output from master or input to slave
		I	CAP0.1 — Capture input for Timer 0, channel 0.
		I	<b>AD0.6</b> — ADC 0, input 6.
P0.5/MISO0/	29 [4]	I/O	P0.5 — General purpose input/output digital pin (GPIO).
MAT0.1/AD0.7		I/O	MISO0 — Master In Slave OUT for SPI0. Data input to SPI master or data output from SPI slave.
		0	MAT0.1 — Match output for Timer 0, channel 1.
		I	<b>AD0.7</b> — ADC 0, input 7.
P0.6/MOSI0/	30 [4]	I/O	P0.6 — General purpose input/output digital pin (GPIO).
CAP0.2/AD1.0		I/O	MOSI0 — Master Out Slave In for SPI0. Data output from SPI master or data input to SPI slave.
		I	CAP0.2 — Capture input for Timer 0, channel 2.
		I	AD1.0 — ADC 1, input 0. Available in LPC2144/46/48 only.
P0.7/SSEL0/	31 [2]	I/O	P0.7 — General purpose input/output digital pin (GPIO).
PWM2/EINT2		I	SSEL0 — Slave Select for SPI0. Selects the SPI interface as a slave.
		0	PWM2 — Pulse Width Modulator output 2.
		I	EINT2 — External interrupt 2 input.
P0.8/TXD1/	33 [4]	I/O	P0.8 — General purpose input/output digital pin (GPIO).
PWM4/AD1.1		О	TXD1 — Transmitter output for UART1.
		0	PWM4 — Pulse Width Modulator output 4.
		1	<b>AD1.1</b> — ADC 1, input 1. Available in LPC2144/46/48 only.

9397 750 14985





Symbol	Pin	Type	Description
P0.9/RXD1/	34 [2]	I/O	P0.9 — General purpose input/output digital pin (GPIO).
PWM6/EINT3		I	RXD1 — Receiver input for UART1.
		0	PWM6 — Pulse Width Modulator output 6.
		I	EINT3 — External interrupt 3 input.
P0.10/RTS1/	35 <u>[4]</u>	I/O	P0.10 — General purpose input/output digital pin (GPIO).
CAP1.0/AD1.2		0	RTS1 — Request to Send output for UART1. LPC2144/46/48 only.
		I	CAP1.0 — Capture input for Timer 1, channel 0.
		I	<b>AD1.2</b> — ADC 1, input 2. Available in LPC2144/46/48 only.
P0.11/CTS1/	37[3]	I/O	P0.11 — General purpose input/output digital pin (GPIO).
CAP1.1/SCL1		I	CTS1 — Clear to Send input for UART1. Available in LPC2144/46/48 only.
		I	CAP1.1 — Capture input for Timer 1, channel 1.
		I/O	SCL1 — I <sup>2</sup> C1 clock input/output. Open-drain output (for I <sup>2</sup> C-bus compliance)
P0.12/DSR1/	38 [4]	I/O	P0.12 — General purpose input/output digital pin (GPIO).
MAT1.0/AD1.3		I	DSR1 — Data Set Ready input for UART1. Available in LPC2144/46/48 only.
		0	MAT1.0 — Match output for Timer 1, channel 0.
		I	AD1.3 — ADC input 3. Available in LPC2144/46/48 only.
P0.13/DTR1/	39 [4]	I/O	P0.13 — General purpose input/output digital pin (GPIO).
MAT1.1/AD1.4		0	DTR1 — Data Terminal Ready output for UART1. LPC2144/46/48 only.
		0	MAT1.1 — Match output for Timer 1, channel 1.
		I	AD1.4 — ADC input 4. Available in LPC2144/46/48 only.
P0.14/DCD1/	41 [3]	I/O	P0.14 — General purpose input/output digital pin (GPIO).
EINT1/SDA1		I	DCD1 — Data Carrier Detect input for UART1. LPC2144/46/48 only.
		I	EINT1 — External interrupt 1 input.
		I/O	SDA1 — I <sup>2</sup> C1 data input/output. Open-drain output (for I <sup>2</sup> C-bus compliance)
			<b>Note:</b> LOW on this pin while RESET is LOW forces on-chip boot loader to take over control of the part after reset.
P0.15/RI1/	45 [ <u>4</u> ]	I/O	P0.15 — General purpose input/output digital pin (GPIO).
EINT2/AD1.5		I	RI1 — Ring Indicator input for UART1. Available in LPC2144/46/48 only.
		I	EINT2 — External interrupt 2 input.
		I	<b>AD1.5</b> — ADC 1, input 5. Available in LPC2144/46/48 only.
P0.16/EINT0/	46 [2]	I/O	P0.16 — General purpose input/output digital pin (GPIO).
MAT0.2/CAP0.2		I	EINT0 — External interrupt 0 input.
		0	MAT0.2 — Match output for Timer 0, channel 2.
		I	CAP0.2 — Capture input for Timer 0, channel 2.
P0.17/CAP1.2/	47 <u>[1]</u>	I/O	P0.17 — General purpose input/output digital pin (GPIO).
SCK1/MAT1.2		I	CAP1.2 — Capture input for Timer 1, channel 2.
		I/O	SCK1 — Serial Clock for SSP. Clock output from master or input to slave.
		0	MAT1.2 — Match output for Timer 1, channel 2.



Symbol	Pin	Туре	Description
P0.18/CAP1.3/	53 <mark>[1]</mark>	I/O	P0.18 — General purpose input/output digital pin (GPIO).
P0.18/CAP1.3/ MISO1/MAT1.3		I	CAP1.3 — Capture input for Timer 1, channel 3.
		I/O	<b>MISO1</b> — Master In Slave Out for SSP. Data input to SPI master or data output from SSP slave.
		0	MAT1.3 — Match output for Timer 1, channel 3.
P0.19/MAT1.2/ MOSI1/CAP1.2	54 <u>[1]</u>	I/O	P0.19 — General purpose input/output digital pin (GPIO).
MOSI1/CAP1.2		0	MAT1.2 — Match output for Timer 1, channel 2.
		I/O	<b>MOSI1</b> — Master Out Slave In for SSP. Data output from SSP master or data input to SSP slave.
		I	CAP1.2 — Capture input for Timer 1, channel 2.
P0.20/MAT1.3/	55[2]	I/O	P0.20 — General purpose input/output digital pin (GPIO).
SSEL1/EINT3		0	MAT1.3 — Match output for Timer 1, channel 3.
		I	SSEL1 — Slave Select for SSP. Selects the SSP interface as a slave.
		I	EINT3 — External interrupt 3 input.
P0.21/PWM5/	1 [4]	I/O	P0.21 — General purpose input/output digital pin (GPIO).
AD1.6/CAP1.3		0	PWM5 — Pulse Width Modulator output 5.
		I	AD1.6 — ADC 1, input 6. Available in LPC2144/46/48 only.
		I	CAP1.3 — Capture input for Timer 1, channel 3.
P0.22/AD1.7/	2 [4]	I/O	P0.22 — General purpose input/output digital pin (GPIO).
CAP0.0/MAT0.0		I	<b>AD1.7</b> — ADC 1, input 7. Available in LPC2144/46/48 only.
		I	CAP0.0 — Capture input for Timer 0, channel 0.
		0	MAT0.0 — Match output for Timer 0, channel 0.
P0.23/V <sub>BUS</sub>	58[1]	I/O	P0.23 — General purpose input/output digital pin (GPIO).
		I	V <sub>BUS</sub> — Indicates the presence of USB bus power.
			Note: This signal must be HIGH for USB reset to occur.
P0.25/AD0.4/	9 <u>[5]</u>	I/O	P0.25 — General purpose input/output digital pin (GPIO).
AOUT		1	<b>AD0.4</b> — ADC 0, input 4.
		0	AOUT — DAC output. Available in LPC2142/44/46/48 only.
P0.28/AD0.1/	13 <u>[4]</u>	I/O	P0.28 — General purpose input/output digital pin (GPIO).
CAP0.2/MAT0.2		1	<b>AD0.1</b> — ADC 0, input 1.
		1	CAP0.2 — Capture input for Timer 0, channel 2.
		0	MAT0.2 — Match output for Timer 0, channel 2.
P0.29/AD0.2/	14 <u>[4]</u>	I/O	P0.29 — General purpose input/output digital pin (GPIO).
CAP0.3/MAT0.3		1	<b>AD0.2</b> — ADC 0, input 2.
		1	CAP0.3 — Capture input for Timer 0, Channel 3.
		0	<b>MAT0.3</b> — Match output for Timer 0, channel 3.
P0.30/AD0.3/	15 [4]	I/O	P0.30 — General purpose input/output digital pin (GPIO).
EINT3/CAP0.0		1	<b>AD0.3</b> — ADC 0, input 3.
		1	EINT3 — External interrupt 3 input.
		I	CAP0.0 — Capture input for Timer 0, channel 0.





Table 3: Pin c	lescription Pin	Туре	Description
P0.31/UP_LED/		О	•
CONNECT	1710		P0.31 — General purpose output only digital pin (GPO).
		0	UP_LED — USB GoodLink LED indicator. It is LOW when device is configured (non-control endpoints enabled). It is HIGH when the device is no configured or during global suspend.
		0	<b>CONNECT</b> — Signal used to switch an external 1.5 $k\Omega$ resistor under the software control. Used with the SoftConnect USB feature.
			<b>Important:</b> This is an digital output only pin. This pin MUST NOT be externally pulled LOW when RESET pin is LOW or the JTAG port will be disabled.
P1.0 to P1.31		I/O	<b>Port 1:</b> Port 1 is a 32-bit bidirectional I/O port with individual direction controls for each bit. The operation of port 1 pins depends upon the pin function selected via the pin connect block. Pins 0 through 15 of port 1 are not available.
P1.16/	16 <mark>6</mark>	I/O	P1.16 — General purpose input/output digital pin (GPIO).
TRACEPKT0		0	TRACEPKT0 — Trace Packet, bit 0. Standard I/O port with internal pull-up.
P1.17/	12 <mark>6</mark>	I/O	P1.17 — General purpose input/output digital pin (GPIO).
TRACEPKT1		0	TRACEPKT1 — Trace Packet, bit 1. Standard I/O port with internal pull-up.
P1.18/	8[6]	I/O	P1.18 — General purpose input/output digital pin (GPIO).
TRACEPKT2		0	TRACEPKT2 — Trace Packet, bit 2. Standard I/O port with internal pull-up.
P1.19/	4 [6]	I/O	P1.19 — General purpose input/output digital pin (GPIO).
TRACEPKT3		0	TRACEPKT3 — Trace Packet, bit 3. Standard I/O port with internal pull-up.
P1.20/	48 <u>6</u>	I/O	P1.20 — General purpose input/output digital pin (GPIO).
TRACESYNC		0	<b>TRACESYNC</b> — Trace Synchronization. Standard I/O port with internal pull-up.
			<b>Note:</b> LOW on this pin while $\overline{\text{RESET}}$ is LOW enables pins P1.25:16 to operate as Trace port after reset.
P1.21/	44 <u>[6]</u>	I/O	P1.21 — General purpose input/output digital pin (GPIO).
PIPESTAT0		0	PIPESTAT0 — Pipeline Status, bit 0. Standard I/O port with internal pull-up.
P1.22/	40 <u>[6]</u>	I/O	P1.22 — General purpose input/output digital pin (GPIO).
PIPESTAT1		0	PIPESTAT1 — Pipeline Status, bit 1. Standard I/O port with internal pull-up.
P1.23/	36 <u>[6]</u>	I/O	P1.23 — General purpose input/output digital pin (GPIO).
PIPESTAT2		0	PIPESTAT2 — Pipeline Status, bit 2. Standard I/O port with internal pull-up.
P1.24/	32[6]	I/O	P1.24 — General purpose input/output digital pin (GPIO).
TRACECLK		0	TRACECLK — Trace Clock. Standard I/O port with internal pull-up.
P1.25/EXTIN0	28 <mark>6</mark>	I/O	P1.25 — General purpose input/output digital pin (GPIO).
		I	EXTIN0 — External Trigger Input. Standard I/O with internal pull-up.
P1.26/RTCK	24 <u>[6]</u>	I/O	P1.26 — General purpose input/output digital pin (GPIO).
		I/O	<b>RTCK</b> — Returned Test Clock output. Extra signal added to the JTAG port. Assists debugger synchronization when processor frequency varies. Bidirectional pin with internal pull-up.
			<b>Note:</b> LOW on RTCK while RESET is LOW enables pins P1.31:26 to operate as Debug port after reset.
P1.27/TDO	64 <u>[6]</u>	I/O	P1.27 — General purpose input/output digital pin (GPIO).
		0	TDO — Test Data out for JTAG interface.



Symbol	Pin	Type	Description
P1.28/TDI	60 <u><sup>6</sup></u>	I/O	P1.28 — General purpose input/output digital pin (GPIO).
		I	TDI — Test Data in for JTAG interface.
P1.29/TCK	56 <u>6</u>	I/O	P1.29 — General purpose input/output digital pin (GPIO).
		I	TCK — Test Clock for JTAG interface.
P1.30/TMS	52 <mark>6</mark>	I/O	P1.30 — General purpose input/output digital pin (GPIO).
		I	TMS — Test Mode Select for JTAG interface.
P1.31/TRST	20[6]	I/O	P1.31 — General purpose input/output digital pin (GPIO).
		I	TRST — Test Reset for JTAG interface.
D+	10 🔼	I/O	USB bidirectional D+ line.
D-	11 🔼	I/O	USB bidirectional D– line.
RESET	57 <u>8</u>	I	<b>External reset input:</b> A LOW on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0. TTL with hysteresis, 5 V tolerant.
XTAL1	62 <sup>9</sup>	I	Input to the oscillator circuit and internal clock generator circuits.
XTAL2	61 <sup>9</sup>	0	Output from the oscillator amplifier.
RTXC1	3 <u>9</u>	I	Input to the RTC oscillator circuit.
RTXC2	5 <u><sup>9</sup></u>	0	Output from the RTC oscillator circuit.
V <sub>SS</sub>	6, 18, 25, 42, 50	I	Ground: 0 V reference.
$V_{SSA}$	59	1	<b>Analog ground:</b> 0 V reference. This should nominally be the same voltage as $V_{SS}$ , but should be isolated to minimize noise and error.
$V_{DD}$	23, 43, 51	I	<b>3.3 V power supply:</b> This is the power supply voltage for the core and I/O ports.
$V_{DDA}$	7	I	<b>Analog 3.3 V power supply:</b> This should be nominally the same voltage as $V_{DD}$ but should be isolated to minimize noise and error. This voltage is only used to power the on-chip ADC(s) and DAC.
VREF	63	I	<b>A/D converter reference voltage:</b> This should be nominally less than or equal to the $V_{DD}$ voltage but should be isolated to minimize noise and error. Level on this pin is used as a reference for ADC(s) and DAC.
VBAT	49	I	RTC power supply voltage: 3.3 V on this pin supplies the power to the RTC.

- [1] 5 V tolerant pad providing digital I/O functions with TTL levels and hysteresis and 10 ns slew rate control.
- [2] 5 V tolerant pad providing digital I/O functions with TTL levels and hysteresis and 10 ns slew rate control. If configured for an input function, this pad utilizes built-in glitch filter that blocks pulses shorter than 3 ns.
- [3] Open-drain 5 V tolerant digital I/O I<sup>2</sup>C-bus 400 kHz specification compatible pad. It requires external pull-up to provide an output functionality.
- [4] 5 V tolerant pad providing digital I/O (with TTL levels and hysteresis and 10 ns slew rate control) and analog input function. If configured for an input function, this pad utilizes built-in glitch filter that blocks pulses shorter than 3 ns. When configured as an ADC input, digital section of the pad is disabled.
- [5] 5 V tolerant pad providing digital I/O (with TTL levels and hysteresis and 10 ns slew rate control) and analog output function. When configured as the DAC output, digital section of the pad is disabled.
- [6] 5 V tolerant pad with built-in pull-up resistor providing digital I/O functions with TTL levels and hysteresis and 10 ns slew rate control. The pull-up resistor's value typically ranges from 60 k $\Omega$  to 300 k $\Omega$ .
- [7] Pad is designed in accordance with the Universal Serial Bus (USB) specification, revision 2.0 (Full-speed and Low-speed mode only).
- [8] 5 V tolerant pad providing digital input (with TTL levels and hysteresis) function only.
- [9] Pad provides special analog functionality.



#### **Functional description** 6.

#### 6.1 Architectural overview

The ARM7TDMI-S is a general purpose 32-bit microprocessor, which offers high performance and very low power consumption. The ARM architecture is based on Reduced Instruction Set Computer (RISC) principles, and the instruction set and related decode mechanism are much simpler than those of microprogrammed Complex Instruction Set Computers (CISC). This simplicity results in a high instruction throughput and impressive real-time interrupt response from a small and cost-effective processor core.

Pipeline techniques are employed so that all parts of the processing and memory systems can operate continuously. Typically, while one instruction is being executed, its successor is being decoded, and a third instruction is being fetched from memory.

The ARM7TDMI-S processor also employs a unique architectural strategy known as Thumb, which makes it ideally suited to high-volume applications with memory restrictions, or applications where code density is an issue.

The key idea behind Thumb is that of a super-reduced instruction set. Essentially, the ARM7TDMI-S processor has two instruction sets:

- The standard 32-bit ARM set.
- A 16-bit Thumb set.

The Thumb set's 16-bit instruction length allows it to approach twice the density of standard ARM code while retaining most of the ARM's performance advantage over a traditional 16-bit processor using 16-bit registers. This is possible because Thumb code operates on the same 32-bit register set as ARM code.

Thumb code is able to provide up to 65 % of the code size of ARM, and 160 % of the performance of an equivalent ARM processor connected to a 16-bit memory system.

The particular flash implementation in the LPC2141/42/44/46/48 allows for full speed execution also in ARM mode. It is recommended to program performance critical and short code sections (such as interrupt service routines and DSP algorithms) in ARM mode. The impact on the overall code size will be minimal but the speed can be increased by 30 % over Thumb mode.

#### 6.2 On-chip flash program memory

The LPC2141/42/44/46/48 incorporate a 32 kB, 64 kB, 128 kB, 256 kB and 512 kB flash memory system respectively. This memory may be used for both code and data storage. Programming of the flash memory may be accomplished in several ways. It may be programmed In System via the serial port. The application program may also erase and/or program the flash while the application is running, allowing a great degree of flexibility for data storage field firmware upgrades, etc. Due to the architectural solution chosen for an on-chip boot loader, flash memory available for user's code on LPC2141/42/44/46/48 is 32 kB, 64 kB, 128 kB, 256 kB and 500 kB respectively.

The LPC2141/42/44/46/48 flash memory provides a minimum of 100,000 erase/write cycles and 20 years of data-retention.

9397 750 14985

#### 6.3 On-chip static RAM


On-chip static RAM may be used for code and/or data storage. The SRAM may be accessed as 8-bit, 16-bit, and 32-bit. The LPC2141, LPC2142/44 and LPC2146/48 provide 8 kB, 16 kB and 32 kB of static RAM respectively.

In case of LPC2146/48 only, an 8 kB SRAM block intended to be utilized mainly by the USB can also be used as a general purpose RAM for data storage and code storage and execution.

#### 6.4 Memory map

The LPC2141/42/44/46/48 memory map incorporates several distinct regions, as shown in Figure 5.

In addition, the CPU interrupt vectors may be remapped to allow them to reside in either flash memory (the default) or on-chip static RAM. This is described in <u>Section 6.19</u> "System control".



13 of 40

#### 6.5 Interrupt controller

The Vectored Interrupt Controller (VIC) accepts all of the interrupt request inputs and categorizes them as Fast Interrupt Request (FIQ), vectored Interrupt Request (IRQ), and non-vectored IRQ as defined by programmable settings. The programmable assignment scheme means that priorities of interrupts from the various peripherals can be dynamically assigned and adjusted.

Fast interrupt request (FIQ) has the highest priority. If more than one request is assigned to FIQ, the VIC combines the requests to produce the FIQ signal to the ARM processor. The fastest possible FIQ latency is achieved when only one request is classified as FIQ, because then the FIQ service routine does not need to branch into the interrupt service routine but can run from the interrupt vector location. If more than one request is assigned to the FIQ class, the FIQ service routine will read a word from the VIC that identifies which FIQ source(s) is (are) requesting an interrupt.

Vectored IRQs have the middle priority. Sixteen of the interrupt requests can be assigned to this category. Any of the interrupt requests can be assigned to any of the 16 vectored IRQ slots, among which slot 0 has the highest priority and slot 15 has the lowest.

Non-vectored IRQs have the lowest priority.

The VIC combines the requests from all the vectored and non-vectored IRQs to produce the IRQ signal to the ARM processor. The IRQ service routine can start by reading a register from the VIC and jumping there. If any of the vectored IRQs are pending, the VIC provides the address of the highest-priority requesting IRQs service routine, otherwise it provides the address of a default routine that is shared by all the non-vectored IRQs. The default routine can read another VIC register to see what IRQs are active.

#### 6.5.1 Interrupt sources

Each peripheral device has one interrupt line connected to the Vectored Interrupt Controller, but may have several internal interrupt flags. Individual interrupt flags may also represent more than one interrupt source.

#### 6.6 Pin connect block

The pin connect block allows selected pins of the microcontroller to have more than one function. Configuration registers control the multiplexers to allow connection between the pin and the on chip peripherals. Peripherals should be connected to the appropriate pins prior to being activated, and prior to any related interrupt(s) being enabled. Activity of any enabled peripheral function that is not mapped to a related pin should be considered undefined.

The Pin Control Module with its pin select registers defines the functionality of the microcontroller in a given hardware environment.

After reset all pins of Port 0 and Port 1 are configured as input with the following exceptions: If debug is enabled, the JTAG pins will assume their JTAG functionality; if trace is enabled, the Trace pins will assume their trace functionality. The pins associated with the I<sup>2</sup>C0 and I<sup>2</sup>C1 interface are open drain.

#### 6.7 Fast general purpose parallel I/O (GPIO)

Device pins that are not connected to a specific peripheral function are controlled by the GPIO registers. Pins may be dynamically configured as inputs or outputs. Separate registers allow setting or clearing any number of outputs simultaneously. The value of the output register may be read back, as well as the current state of the port pins.

LPC2141/42/44/46/48 introduce accelerated GPIO functions over prior LPC2000 devices:

- GPIO registers are relocated to the ARM local bus for the fastest possible I/O timing.
- Mask registers allow treating sets of port bits as a group, leaving other bits unchanged.
- All GPIO registers are byte addressable.
- Entire port value can be written in one instruction.

#### 6.7.1 Features

- Bit-level set and clear registers allow a single instruction set or clear of any number of bits in one port.
- Direction control of individual bits.
- Separate control of output set and clear.
- All I/O default to inputs after reset.

#### 6.8 10-bit ADC

The LPC2141/42 contain one and the LPC2144/46/48 contain two analog to digital converters. These converters are single 10-bit successive approximation analog to digital converters. While ADC0 has six channels, ADC1 has eight channels. Therefore, total number of available ADC inputs for LPC2141/42 is 6 and for LPC2144/46/48 is 14.

#### 6.8.1 Features

- 10 bit successive approximation analog to digital converter.
- Measurement range of 0 V to VREF (2.0 V ≤ VREF ≤ V<sub>DDA</sub>).
- Each converter capable of performing more than 400,000 10-bit samples per second.
- Every analog input has a dedicated result register to reduce interrupt overhead.
- Burst conversion mode for single or multiple inputs.
- Optional conversion on transition on input pin or timer match signal.
- Global Start command for both converters (LPC2142/44/46/48 only).

#### 6.9 10-bit DAC

The DAC enables the LPC2141/42/44/46/48 to generate a variable analog output. The maximum DAC output voltage is the VREF voltage.

#### 6.9.1 Features

- 10-bit DAC.
- Buffered output.
- Power-down mode available.

Selectable speed versus power.

#### 6.10 USB 2.0 device controller

The USB is a 4-wire serial bus that supports communication between a host and a number (127 max) of peripherals. The host controller allocates the USB bandwidth to attached devices through a token based protocol. The bus supports hot plugging, unplugging, and dynamic configuration of the devices. All transactions are initiated by the host controller.

The LPC2141/42/44/46/48 is equipped with a USB device controller that enables 12 Mbit/s data exchange with a USB host controller. It consists of a register interface, serial interface engine, endpoint buffer memory and DMA controller. The serial interface engine decodes the USB data stream and writes data to the appropriate end point buffer memory. The status of a completed USB transfer or error condition is indicated via status registers. An interrupt is also generated if enabled.

A DMA controller (available in LPC2146/48 only) can transfer data between an endpoint buffer and the USB RAM.

#### 6.10.1 Features

- Fully compliant with USB 2.0 Full-speed specification.
- Supports 32 physical (16 logical) endpoints.
- Supports control, bulk, interrupt and isochronous endpoints.
- Scalable realization of endpoints at run time.
- Endpoint maximum packet size selection (up to USB maximum specification) by software at run time.
- RAM message buffer size based on endpoint realization and maximum packet size.
- Supports SoftConnect and GoodLink LED indicator. These two functions are sharing one pin.
- Supports bus-powered capability with low suspend current.
- Supports DMA transfer on all non-control endpoints (LPC2146/48 only).
- One duplex DMA channel serves all endpoints (LPC2146/48 only).
- Allows dynamic switching between CPU controlled and DMA modes (only in LPC2146/48).
- Double buffer implementation for bulk and isochronous endpoints.

#### **6.11 UARTs**

The LPC2141/42/44/46/48 each contain two UARTs. In addition to standard transmit and receive data lines, the LPC2144/46/48 UART1 also provides a full modem control handshake interface.

Compared to previous LPC2000 microcontrollers, UARTs in LPC2141/42/44/46/48 introduce a fractional baud rate generator for both UARTs, enabling these microcontrollers to achieve standard baud rates such as 115200 with any crystal frequency above 2 MHz. In addition, auto-CTS/RTS flow-control functions are fully implemented in hardware (UART1 in LPC2144/46/48 only).

#### 6.11.1 Features

- 16 byte Receive and Transmit FIFOs.
- Register locations conform to '550 industry standard.
- Receiver FIFO trigger points at 1, 4, 8, and 14 bytes
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- Transmission FIFO control enables implementation of software (XON/XOFF) flow control on both UARTs.
- LPC2144/46/48 UART1 equipped with standard modem interface signals. This
  module also provides full support for hardware flow control (auto-CTS/RTS).

#### 6.12 I<sup>2</sup>C-bus serial I/O controller

The LPC2141/42/44/46/48 each contain two I<sup>2</sup>C-bus controllers.

The I<sup>2</sup>C-bus is bidirectional, for inter-IC control using only two wires: a serial clock line (SCL), and a serial data line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (e.g., an LCD driver or a transmitter with the capability to both receive and send information (such as memory)). Transmitters and/or receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I<sup>2</sup>C-bus is a multi-master bus, it can be controlled by more than one bus master connected to it.

The I<sup>2</sup>C-bus implemented in LPC2141/42/44/46/48 supports bit rates up to 400 kbit/s (Fast I<sup>2</sup>C-bus).

#### 6.12.1 Features

- Compliant with standard I<sup>2</sup>C-bus interface.
- Easy to configure as master, slave, or master/slave.
- Programmable clocks allow versatile rate control.
- Bidirectional data transfer between masters and slaves.
- Multi-master bus (no central master).
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- The I<sup>2</sup>C-bus can be used for test and diagnostic purposes.

#### 6.13 SPI serial I/O controller

The LPC2141/42/44/46/48 each contain one SPI controller. The SPI is a full duplex serial interface, designed to handle multiple masters and slaves connected to a given bus. Only a single master and a single slave can communicate on the interface during a given data transfer. During a data transfer the master always sends a byte of data to the slave, and the slave always sends a byte of data to the master.

#### 6.13.1 Features

- Compliant with SPI specification.
- Synchronous, Serial, Full Duplex, Communication.
- Combined SPI master and slave.
- Maximum data bit rate of one eighth of the input clock rate.

#### 6.14 SSP serial I/O controller

The LPC2141/42/44/46/48 each contain one SSP. The SSP controller is capable of operation on a SPI, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. However, only a single master and a single slave can communicate on the bus during a given data transfer. The SSP supports full duplex transfers, with data frames of 4 bits to 16 bits of data flowing from the master to the slave and from the slave to the master. Often only one of these data flows carries meaningful data.

#### 6.14.1 Features

- Compatible with Motorola's SPI, TI's 4-wire SSI and National Semiconductor's Microwire buses.
- Synchronous serial communication.
- Master or slave operation.
- 8-frame FIFOs for both transmit and receive.
- Four bits to 16 bits per frame.

#### 6.15 General purpose timers/external event counters

The Timer/Counter is designed to count cycles of the peripheral clock (PCLK) or an externally supplied clock and optionally generate interrupts or perform other actions at specified timer values, based on four match registers. It also includes four capture inputs to trap the timer value when an input signal transitions, optionally generating an interrupt. Multiple pins can be selected to perform a single capture or match function, providing an application with 'or' and 'and', as well as 'broadcast' functions among them.

The LPC2141/42/44/46/48 can count external events on one of the capture inputs if the minimum external pulse is equal or longer than a period of the PCLK. In this configuration, unused capture lines can be selected as regular timer capture inputs, or used as external interrupts.

#### **6.15.1** Features

- A 32-bit timer/counter with a programmable 32-bit prescaler.
- External event counter or timer operation.
- Four 32-bit capture channels per timer/counter that can take a snapshot of the timer value when an input signal transitions. A capture event may also optionally generate an interrupt.
- Four 32-bit match registers that allow:
  - Continuous operation with optional interrupt generation on match.
  - Stop timer on match with optional interrupt generation.

9397 750 14985

- Reset timer on match with optional interrupt generation.
- Four external outputs per timer/counter corresponding to match registers, with the following capabilities:
  - Set LOW on match.
  - Set HIGH on match.
  - Toggle on match.
  - Do nothing on match.

## 6.16 Watchdog timer

The purpose of the watchdog is to reset the microcontroller within a reasonable amount of time if it enters an erroneous state. When enabled, the watchdog will generate a system reset if the user program fails to 'feed' (or reload) the watchdog within a predetermined amount of time.

#### 6.16.1 Features

- Internally resets chip if not periodically reloaded.
- Debug mode.
- Enabled by software but requires a hardware reset or a watchdog reset/interrupt to be disabled.
- Incorrect/Incomplete feed sequence causes reset/interrupt if enabled.
- Flag to indicate watchdog reset.
- Programmable 32-bit timer with internal pre-scaler.
- Selectable time period from  $(T_{PCLK} \times 256 \times 4)$  to  $(T_{PCLK} \times 2^{32} \times 4)$  in multiples of  $T_{PCLK} \times 4$ .

#### 6.17 Real-time clock

The RTC is designed to provide a set of counters to measure time when normal or idle operating mode is selected. The RTC has been designed to use little power, making it suitable for battery powered systems where the CPU is not running continuously (Idle mode).

#### 6.17.1 Features

- Measures the passage of time to maintain a calendar and clock.
- Ultra-low power design to support battery powered systems.
- Provides Seconds, Minutes, Hours, Day of Month, Month, Year, Day of Week, and Day of Year.
- Can use either the RTC dedicated 32 kHz oscillator input or clock derived from the external crystal/oscillator input at XTAL1. Programmable reference clock divider allows fine adjustment of the RTC.
- Dedicated power supply pin can be connected to a battery or the main 3.3 V.

#### 6.18 Pulse width modulator

The PWM is based on the standard timer block and inherits all of its features, although only the PWM function is pinned out on the LPC2141/42/44/46/48. The timer is designed to count cycles of the peripheral clock (PCLK) and optionally generate interrupts or perform other actions when specified timer values occur, based on seven match registers. The PWM function is also based on match register events.

The ability to separately control rising and falling edge locations allows the PWM to be used for more applications. For instance, multi-phase motor control typically requires three non-overlapping PWM outputs with individual control of all three pulse widths and positions.

Two match registers can be used to provide a single edge controlled PWM output. One match register (MR0) controls the PWM cycle rate, by resetting the count upon match. The other match register controls the PWM edge position. Additional single edge controlled PWM outputs require only one match register each, since the repetition rate is the same for all PWM outputs. Multiple single edge controlled PWM outputs will all have a rising edge at the beginning of each PWM cycle, when an MR0 match occurs.

Three match registers can be used to provide a PWM output with both edges controlled. Again, the MR0 match register controls the PWM cycle rate. The other match registers control the two PWM edge positions. Additional double edge controlled PWM outputs require only two match registers each, since the repetition rate is the same for all PWM outputs.

With double edge controlled PWM outputs, specific match registers control the rising and falling edge of the output. This allows both positive going PWM pulses (when the rising edge occurs prior to the falling edge), and negative going PWM pulses (when the falling edge occurs prior to the rising edge).

#### 6.18.1 Features

- Seven match registers allow up to six single edge controlled or three double edge controlled PWM outputs, or a mix of both types.
- The match registers also allow:
  - Continuous operation with optional interrupt generation on match.
  - Stop timer on match with optional interrupt generation.
  - Reset timer on match with optional interrupt generation.
- Supports single edge controlled and/or double edge controlled PWM outputs. Single
  edge controlled PWM outputs all go HIGH at the beginning of each cycle unless the
  output is a constant LOW. Double edge controlled PWM outputs can have either edge
  occur at any position within a cycle. This allows for both positive going and negative
  going pulses.
- Pulse period and width can be any number of timer counts. This allows complete
  flexibility in the trade-off between resolution and repetition rate. All PWM outputs will
  occur at the same repetition rate.
- Double edge controlled PWM outputs can be programmed to be either positive going or negative going pulses.

- Match register updates are synchronized with pulse outputs to prevent generation of erroneous pulses. Software must 'release' new match values before they can become effective.
- May be used as a standard timer if the PWM mode is not enabled.
- A 32-bit Timer/Counter with a programmable 32-bit Prescaler.

#### 6.19 System control

#### 6.19.1 Crystal oscillator

On-chip integrated oscillator operates with external crystal in range of 1 MHz to 25 MHz. The oscillator output frequency is called  $f_{\rm osc}$  and the ARM processor clock frequency is referred to as CCLK for purposes of rate equations, etc.  $f_{\rm osc}$  and CCLK are the same value unless the PLL is running and connected. Refer to Section 6.19.2 "PLL" for additional information.

#### 6.19.2 PLL

The PLL accepts an input clock frequency in the range of 10 MHz to 25 MHz. The input frequency is multiplied up into the range of 10 MHz to 60 MHz with a Current Controlled Oscillator (CCO). The multiplier can be an integer value from 1 to 32 (in practice, the multiplier value cannot be higher than 6 on this family of microcontrollers due to the upper frequency limit of the CPU). The CCO operates in the range of 156 MHz to 320 MHz, so there is an additional divider in the loop to keep the CCO within its frequency range while the PLL is providing the desired output frequency. The output divider may be set to divide by 2, 4, 8, or 16 to produce the output clock. Since the minimum output divider value is 2, it is insured that the PLL output has a 50 % duty cycle. The PLL is turned off and bypassed following a chip reset and may be enabled by software. The program must configure and activate the PLL, wait for the PLL to Lock, then connect to the PLL as a clock source. The PLL settling time is 100  $\mu$ s.

#### 6.19.3 Reset and wake-up timer

Reset has two sources on the LPC2141/42/44/46/48: the RESET pin and watchdog reset. The RESET pin is a Schmitt trigger input pin with an additional glitch filter. Assertion of chip reset by any source starts the Wake-up Timer (see Wake-up Timer description below), causing the internal chip reset to remain asserted until the external reset is de-asserted, the oscillator is running, a fixed number of clocks have passed, and the on-chip flash controller has completed its initialization.

When the internal reset is removed, the processor begins executing at address 0, which is the reset vector. At that point, all of the processor and peripheral registers have been initialized to predetermined values.

The Wake-up Timer ensures that the oscillator and other analog functions required for chip operation are fully functional before the processor is allowed to execute instructions. This is important at power on, all types of reset, and whenever any of the aforementioned functions are turned off for any reason. Since the oscillator and other functions are turned off during Power-down mode, any wake-up of the processor from Power-down mode makes use of the Wake-up Timer.

The Wake-up Timer monitors the crystal oscillator as the means of checking whether it is safe to begin code execution. When power is applied to the chip, or some event caused the chip to exit Power-down mode, some time is required for the oscillator to produce a signal of sufficient amplitude to drive the clock logic. The amount of time depends on many factors, including the rate of V<sub>DD</sub> ramp (in the case of power on), the type of crystal and its electrical characteristics (if a quartz crystal is used), as well as any other external circuitry (e.g. capacitors), and the characteristics of the oscillator itself under the existing ambient conditions.

#### 6.19.4 Brownout detector

The LPC2141/42/44/46/48 include 2-stage monitoring of the voltage on the  $V_{DD}$  pins. If this voltage falls below 2.9 V, the BOD asserts an interrupt signal to the VIC. This signal can be enabled for interrupt; if not, software can monitor the signal by reading dedicated register.

The second stage of low voltage detection asserts reset to inactivate the LPC2141/42/44/46/48 when the voltage on the  $V_{DD}$  pins falls below 2.6 V. This reset prevents alteration of the flash as operation of the various elements of the chip would otherwise become unreliable due to low voltage. The BOD circuit maintains this reset down below 1 V, at which point the POR circuitry maintains the overall reset.

Both the 2.9 V and 2.6 V thresholds include some hysteresis. In normal operation, this hysteresis allows the 2.9 V detection to reliably interrupt, or a regularly-executed event loop to sense the condition.

#### 6.19.5 Code security

This feature of the LPC2141/42/44/46/48 allow an application to control whether it can be debugged or protected from observation.

If after reset on-chip boot loader detects a valid checksum in flash and reads 0x8765 4321 from address 0x1FC in flash, debugging will be disabled and thus the code in flash will be protected from observation. Once debugging is disabled, it can be enabled only by performing a full chip erase using the ISP.

#### 6.19.6 External interrupt inputs

The LPC2141/42/44/46/48 include up to nine edge or level sensitive External Interrupt Inputs as selectable pin functions. When the pins are combined, external events can be processed as four independent interrupt signals. The External Interrupt Inputs can optionally be used to wake-up the processor from Power-down mode.

Additionally capture input pins can also be used as external interrupts without the option to wake the device up from Power-down mode.

#### 6.19.7 Memory mapping control

The Memory Mapping Control alters the mapping of the interrupt vectors that appear beginning at address 0x0000 0000. Vectors may be mapped to the bottom of the on-chip flash memory, or to the on-chip static RAM. This allows code running in different memory spaces to have control of the interrupts.

#### 6.19.8 Power control

The LPC2141/42/44/46/48 supports two reduced power modes: Idle mode and Power-down mode.

In Idle mode, execution of instructions is suspended until either a reset or interrupt occurs. Peripheral functions continue operation during Idle mode and may generate interrupts to cause the processor to resume execution. Idle mode eliminates power used by the processor itself, memory systems and related controllers, and internal buses.

In Power-down mode, the oscillator is shut down and the chip receives no internal clocks. The processor state and registers, peripheral registers, and internal SRAM values are preserved throughout Power-down mode and the logic levels of chip output pins remain static. The Power-down mode can be terminated and normal operation resumed by either a reset or certain specific interrupts that are able to function without clocks. Since all dynamic operation of the chip is suspended, Power-down mode reduces chip power consumption to nearly zero.

Selecting an external 32 kHz clock instead of the PCLK as a clock-source for the on-chip RTC will enable the microcontroller to have the RTC active during Power-down mode. Power-down current is increased with RTC active. However, it is significantly lower than in Idle mode.

A Power Control for Peripherals feature allows individual peripherals to be turned off if they are not needed in the application, resulting in additional power savings during active and Idle mode.

#### 6.19.9 VPB bus

The VPB divider determines the relationship between the processor clock (CCLK) and the clock used by peripheral devices (PCLK). The VPB divider serves two purposes. The first is to provide peripherals with the desired PCLK via VPB bus so that they can operate at the speed chosen for the ARM processor. In order to achieve this, the VPB bus may be slowed down to  $\frac{1}{2}$  to  $\frac{1}{4}$  of the processor clock rate. Because the VPB bus must work properly at power-up (and its timing cannot be altered if it does not work since the VPB divider control registers reside on the VPB bus), the default condition at reset is for the VPB bus to run at  $\frac{1}{4}$  of the processor clock rate. The second purpose of the VPB divider is to allow power savings when an application does not require any peripherals to run at the full processor rate. Because the VPB divider is connected to the PLL output, the PLL remains active (if it was running) during Idle mode.

#### 6.20 Emulation and debugging

The LPC2141/42/44/46/48 support emulation and debugging via a JTAG serial port. A trace port allows tracing program execution. Debugging and trace functions are multiplexed only with GPIOs on Port 1. This means that all communication, timer and interface peripherals residing on Port 0 are available during the development and debugging phase as they are when the application is run in the embedded system itself.

#### 6.20.1 EmbeddedICE

Standard ARM EmbeddedICE logic provides on-chip debug support. The debugging of the target system requires a host computer running the debugger software and an EmbeddedICE protocol convertor. EmbeddedICE protocol convertor converts the remote debug protocol commands to the JTAG data needed to access the ARM core.

The ARM core has a Debug Communication Channel (DCC) function built-in. The DCC allows a program running on the target to communicate with the host debugger or another separate host without stopping the program flow or even entering the debug state. The DCC is accessed as a co-processor 14 by the program running on the ARM7TDMI-S core. The DCC allows the JTAG port to be used for sending and receiving data without affecting the normal program flow. The DCC data and control registers are mapped in to addresses in the EmbeddedICE logic.

#### 6.20.2 Embedded trace

Since the LPC2141/42/44/46/48 have significant amounts of on-chip memory, it is not possible to determine how the processor core is operating simply by observing the external pins. The Embedded Trace Macrocell (ETM) provides real-time trace capability for deeply embedded processor cores. It outputs information about processor execution to the trace port.

The ETM is connected directly to the ARM core and not to the main AMBA system bus. It compresses the trace information and exports it through a narrow trace port. An external trace port analyzer must capture the trace information under software debugger control. Instruction trace (or PC trace) shows the flow of execution of the processor and provides a list of all the instructions that were executed. Instruction trace is significantly compressed by only broadcasting branch addresses as well as a set of status signals that indicate the pipeline status on a cycle by cycle basis. Trace information generation can be controlled by selecting the trigger resource. Trigger resources include address comparators, counters and sequencers. Since trace information is compressed the software debugger requires a static image of the code being executed. Self-modifying code can not be traced because of this restriction.

#### 6.20.3 RealMonitor

RealMonitor is a configurable software module, developed by ARM Inc., which enables real-time debug. It is a lightweight debug monitor that runs in the background while users debug their foreground application. It communicates with the host using the DCC, which is present in the EmbeddedICE logic. The LPC2141/42/44/46/48 contain a specific configuration of RealMonitor software programmed into the on-chip flash memory.



# 7. Limiting values

Table 4: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). [1]

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD}$	supply voltage [2]		-0.5	+3.6	V
$V_{DDA}$	analog supply voltage 3		-0.5	4.6	V
V <sub>i(VBAT)</sub>	input voltage on pin VBAT	for the RTC	-0.5	4.6	V
V <sub>i(VREF)</sub>	input voltage on pin VREF		-0.5	4.6	V
V <sub>ia</sub>	analog input voltage [4]		-0.5	5.1	V
V <sub>I</sub>	input voltage	5 V tolerant I/O pins	[5] [6] —0.5	6.0	V
		other I/O pins	<u>[5]</u> -0.5	$V_{DD} + 0.5$	<u>[7]</u> V
I <sub>DD</sub>	DC supply current [8]		-	100 <sup>[9]</sup>	mA
I <sub>SS</sub>	DC ground current [10]		-	100 [9]	mA
T <sub>stg</sub>	storage temperature [11]		-40	125	°C
P <sub>tot(pack)</sub>	package total power dissipation	based on package heat transfer, not device power consumption	-	1.5	W

- [1] The following applies to the Limiting values:
  - a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.
  - b) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise noted.
- [2] Core and external rail.
- [3] 3.3 V pad.
- [4] On ADC related pins.
- [5] Including voltage on outputs in 3-state mode.
- [6] Only valid when the V<sub>DD</sub> supply voltage is present.
- [7] Not to exceed 4.6 V.
- [8] Per supply pin.
- [9] The peak current is limited to 25 times the corresponding maximum current.
- [10] Per ground pin.
- [11] Dependent on package type.

# 8. Static characteristics

**Table 5: Static characteristics** 

 $T_a = -40$  °C to +85 °C for commercial applications, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ 🚹	Max	Unit
$V_{DD}$	supply voltage [2]			3.0	3.3	3.6	V
$V_{DDA}$	analog supply voltage	3.3 V pad		3.0	3.3	3.6	V
V <sub>i(VBAT)</sub>	input voltage on pin VBAT			2.0[3]	3.3	3.6	V
V <sub>i(VREF)</sub>	input voltage on pin VREF			2.5	3.3	$V_{DDA}$	V
Standard	port pins, RESET, RTCK						
I <sub>IL</sub>	LOW-state input current	V <sub>I</sub> = 0 V; no pull-up		-	-	3	μА
Ін	HIGH-state input current	$V_I = V_{DD}$ ; no pull-down		-	-	3	μА
l <sub>OZ</sub>	OFF-state output current	$V_O = 0 V$ , $V_O = V_{DD}$ ; no pull-up/down		-	-	3	μΑ
l <sub>latch</sub>	I/O latch-up current	$-(0.5V_{DD}) < V < (1.5V_{DD})$ T <sub>j</sub> < 125 °C		-	-	100	mA
V <sub>I</sub>	input voltage	pin configured to provide a digital function	[4] [5] [6]		-	5.5	V
V <sub>O</sub>	output voltage	output active		0	-	$V_{DD}$	V
V <sub>IH</sub>	HIGH-state input voltage			2.0	-	-	V
$V_{IL}$	LOW-state input voltage			-	-	0.8	V
$V_{hys}$	hysteresis voltage			-	0.4	-	V
V <sub>OH</sub>	HIGH-state output voltage 🔼	$I_{OH} = -4 \text{ mA}$		$V_{DD}-0.4$	-	-	V
V <sub>OL</sub>	LOW-state output voltage 🔼	$I_{OL} = -4 \text{ mA}$		-	-	0.4	V
Іон	HIGH-state output current [7]	$V_{OH} = V_{DD} - 0.4 \text{ V}$		-4	-	-	mA
l <sub>OL</sub>	LOW-state output current 🔼	V <sub>OL</sub> = 0.4 V		4	-	-	mA
l <sub>oнs</sub>	HIGH-state short-circuit output current [8]	$V_{OH} = 0 V$		-	-	-45	mA
lous	LOW-state short-circuit output current [8]	$V_{OL} = V_{DDA}$		-	-	50	mA
pd	pull-down current	V <sub>I</sub> = 5 V [9]		10	50	150	μΑ
pu	pull-up current [10]	V <sub>I</sub> = 0 V		-15	-50	-85	μΑ
		V <sub>DD</sub> < V <sub>I</sub> < 5 V [9]		0	0	0	μΑ
I <sub>DD(act)</sub>	active mode supply current	$V_{DD}$ = 3.3 V, $T_a$ = 25 °C, code while (1) {} executed from flash, no active peripherals CCLK = 10 MHz			15	50	mA
		CCLK = 60 MHz (other parameters as above)			40	70	mA



 $T_a = -40$  °C to +85 °C for commercial applications, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ [1]	Max	Unit
I <sub>DDUSB(act)</sub>	active mode supply current with USB enabled and active	V <sub>DD</sub> = 3.3 V, T <sub>a</sub> = 25 °C, code executed from flash, USB enabled and active, all other peripherals disabled CCLK = 12 MHz		27	70	mA
		CCLK = 60 MHz (other parameters as above)		57	90	mA
I <sub>DD(pd)</sub>	Power-down mode supply	$V_{DD}$ = 3.3 V, $T_a$ = +25 °C		40	100	μΑ
	current	$V_{DD} = 3.3 \text{ V}, T_a = +85 ^{\circ}\text{C}$		250	500	μΑ
I <sub>BATpd</sub>	Power-down mode battery supply current [11]	RTC clock = 32 kHz (from RTXC pins), $T_a = +25  ^{\circ}\text{C}$				
		$V_{DD} = 3.0 \text{ V}, \ V_{i(VBAT)} = 2.5 \text{ V}$		15	30	μΑ
		$V_{DD} = 3.0 \text{ V}, V_{i(VBAT)} = 3.0 \text{ V}$		20	40	μΑ
I <sub>BATact</sub>	active mode battery supply current [11]	CCLK = 60 MHz, PCLK = 15 MHz, PCLK enabled to RTCK, RTC clock = 32 kHz (from RTXC pins), T <sub>a</sub> = +25 °C		78		^
I <sub>BATact(opt)</sub>	optimized active mode battery supply current [11] [12]	$V_{DD}$ = 3.0 V, $V_{i(VBAT)}$ = 3.0 V PCLK disabled to RTCK in the PCONP register, RTC clock = 32 kHz (from RTXC pins), $T_a$ = +25 °C, $V_{i(VBAT)}$ = 3.3 V				μΑ
		CCLK = 25 MHz		23		μΑ
		CCLK = 60 MHz		30		μΑ
I <sup>2</sup> C-bus pii			0.7\/			\ /
V <sub>IH</sub>	HIGH-state input voltage		0.7V <sub>DD(3V3)</sub>	-	- 0.01/	V
V <sub>IL</sub>	LOW-state input voltage		-	0.51/	0.3V <sub>DD(3V3)</sub>	V
V <sub>hys</sub>	hysteresis voltage	1 2 m/s	-	0.5V <sub>DD(3V3)</sub>	0.4	V
$V_{OL}$	LOW-state output voltage [7]	$I_{OLS} = 3 \text{ mA}$	-	-	0.4	V
ILI	input leakage current[13]	$V_I = V_{DD}$	-	2	4	μΑ
		V <sub>I</sub> = 5 V	-	10	22	μΑ
Oscillator	pins					
V <sub>i(XTAL1)</sub>	input voltage on pin XTAL1		0	-	1.8	V
V <sub>o(XTAL2)</sub>	output voltage on pin XTAL2		0	-	1.8	V
V <sub>i(RTXC1)</sub>	input voltage on pin RTXC1		0	-	1.8	V
V <sub>o(RTXC2)</sub>	output voltage on pin RTXC2		0	-	1.8	V
USB pins						
$I_{OZ}$	OFF-state output current	$0 \text{ V} < \text{V}_{\text{I}} < 3.3 \text{ V}$	-	-	±10	μΑ
9397 750 14985			©I	Koninklijke Philips Elect	ronics N.V. 2005. All rig	hts reserved
Preliminary	data sheet	Rev. 01 — 20 April 2006				27 of 40



 $T_a = -40$  °C to +85 °C for commercial applications, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ [1]	Max	Unit
$V_{BUS}$	V <sub>BUS</sub> line input voltage on the USB connector			-	-	5.25	V
$V_{DI}$	differential input sensitivity	(D+) - (D-)		0.2	-	-	V
$V_{CM}$	differential common-mode range	includes V <sub>DI</sub> range		0.8	-	2.5	V
V <sub>th(rs)se</sub>	single-ended receiver switching threshold voltage			0.8	-	2.0	V
V <sub>OL</sub>	LOW output level	$R_L$ of 1.5 $k\Omega$ to 3.6 V		-	-	0.3	V
V <sub>OH</sub>	HIGH output level	$R_L$ of 15 $k\Omega$ to GND		2.8	-	3.6	V
C <sub>trans</sub>	transceiver capacitance	pin to GND		-	-	20	pF
$Z_{DRV}$	driver output impedance for driver which is not high-speed capable	steady state drive	[14]	29	-	44	Ω
R <sub>pu</sub>	pull-up resistance	SoftConnect = ON		1.1	-	1.9	kΩ

- [1] Typical ratings are not guaranteed. The values listed are at room temperature (+25 °C), nominal supply voltages.
- [2] Core and external rail.
- [3] The RTC typically fails when  $V_{i(VBAT)}$  drops below 1.6 V.
- [4] Including voltage on outputs in 3-state mode.
- [5] V<sub>DD</sub> supply voltages must be present.
- [6] 3-state outputs go into 3-state mode when V<sub>DD</sub> is grounded.
- [7] Accounts for 100 mV voltage drop in all supply lines.
- [8] Only allowed for a short time period.
- [9] Minimum condition for  $V_1 = 4.5 \text{ V}$ , maximum condition for  $V_1 = 5.5 \text{ V}$ .
- [10] Applies to P1.16 to P1.31.
- [11] On pin VBAT.
- [12] Optimized for low battery consumption.
- [13] To V<sub>SS</sub>.
- [14] Includes external resistors of 18  $\Omega$  ± 1 % on D+ and D–.

Table 6: ADC static characteristics

 $V_{DDA}$  = 2.5 V to 3.6 V;  $T_a$  = -40 °C to +85 °C unless otherwise specified. ADC frequency 4.5 MHz.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>ia</sub>	analog input voltage		0	-	$V_{DDA}$	V
C <sub>ia</sub>	analog input capacitance		-	-	1	pF
E <sub>D</sub>	differential linearity error		[1][2][3]	-	±1	LSB
E <sub>L(adj)</sub>	integral non-linearity		[1][4]	-	±2	LSB
Eo	offset error		[1][5]	-	±3	LSB
E <sub>G</sub>	gain error		[1][6]	-	±0.5	%
E <sub>T</sub>	absolute error		[1][7]	-	±4	LSB
R <sub>vsi</sub>	voltage source interface resistance		<u>[8]</u> -	-	40	kΩ

[1] Conditions:  $V_{SSA} = 0 \text{ V}$ ,  $V_{DDA} = 3.3 \text{ V}$ .


9397 750 14985

© Koninklijke Philips Electronics N.V. 2005. All rights reserved.

## **Philips Semiconductors**

# LPC2141/42/44/46/48


#### Single-chip 16-bit/32-bit microcontrollers



The ADC is monotonic, there are no missing codes.

- [3] The differential linearity error (E<sub>D</sub>) is the difference between the actual step width and the ideal step width. See Figure 6.
- [4] The integral non-linearity ( $E_{L(adj)}$ ) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See Figure 6.
- [5] The offset error (E<sub>O</sub>) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve. See Figure 6.
- [6] The gain error (E<sub>G</sub>) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. See Figure 6.
- [7] The absolute error (E<sub>T</sub>) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve. See Figure 6.
- [8] See Figure 7.





- (1) Example of an actual transfer curve.
- (2) The ideal transfer curve.
- (3) Differential linearity error (ED).
- (4) Integral non-linearity (E<sub>L(adj)</sub>).
- (5) Center of a step of the actual transfer curve.

Fig 6. ADC characteristics




Fig 7. Suggested ADC interface - LPC2141/42/44/46/48 ADx.y pin



# 9. Dynamic characteristics

Table 7: Dynamic characteristics of USB pins (full-speed)

 $C_L = 50 \text{ pF}$ ;  $R_{\text{pu}} = 1.5 \text{ k}\Omega$  on D+ to  $V_{\text{DD}}$ , unless otherwise specified

	•				
Parameter	Conditions	Min	Тур	Max	Unit
rise time	10 % to 90 %	4	-	20	ns
fall time	10 % to 90 %	4	-	20	ns
differential rise and fall time matching	$(t_r/t_f)$	90	-	110	%
output signal crossover voltage		1.3	-	2.0	V
source SE0 interval of EOP	see Figure 9	160	-	175	ns
source jitter for differential transition to SE0 transition	see Figure 9	-2	-	+5	ns
receiver jitter to next transition		-18.5	-	+18.5	ns
receiver jitter for paired transitions	10 % to 90 %	-9	-	+9	ns
EOP width at receiver [1]	must reject as EOP; see Figure 9	40	-	-	ns
EOP width at receiver [1]	must accept as EOP; see Figure 9	82	-	-	ns
	rise time fall time differential rise and fall time matching output signal crossover voltage source SE0 interval of EOP source jitter for differential transition to SE0 transition receiver jitter to next transition receiver jitter for paired transitions EOP width at receiver 11	rise time 10 % to 90 %  fall time 10 % to 90 %  differential rise and fall time matching  output signal crossover voltage  source SE0 interval of EOP see Figure 9  source jitter for differential transition to SE0 transition  receiver jitter to next transition  receiver jitter for paired transitions  EOP width at receiver 1 must reject as EOP; see Figure 9  EOP width at receiver 1 must accept as EOP; see  Figure 9  EOP width at receiver 1 must accept as EOP; see	Parameter       Conditions       Min         rise time       10 % to 90 %       4         fall time       10 % to 90 %       4         differential rise and fall time matching       (t <sub>r</sub> /t <sub>f</sub> )       90         output signal crossover voltage       1.3         source SE0 interval of EOP       see Figure 9       160         source jitter for differential transition to SE0 transition       see Figure 9       -2         receiver jitter to next transitions       10 % to 90 %       -9         EOP width at receiver [1]       must reject as EOP; see Figure 9       40         EOP width at receiver [1]       must accept as EOP; see Figure 9       82	Parameter       Conditions       Min       Typ         rise time       10 % to 90 %       4       -         fall time       10 % to 90 %       4       -         differential rise and fall time matching       (t <sub>r</sub> /t <sub>f</sub> )       90       -         output signal crossover voltage       1.3       -         source SE0 interval of EOP       see Figure 9       160       -         source jitter for differential transition to SE0 transition       see Figure 9       -2       -         receiver jitter to next transition       -18.5       -         receiver jitter for paired transitions       10 % to 90 %       -9       -         EOP width at receiver [1]       must reject as EOP; see Figure 9       40       -         EOP width at receiver [1]       must accept as EOP; see       82       -	Parameter       Conditions       Min       Typ       Max         rise time       10 % to 90 %       4       -       20         fall time       10 % to 90 %       4       -       20         differential rise and fall time matching       (t <sub>r</sub> /t <sub>f</sub> )       90       -       110         output signal crossover voltage       1.3       -       2.0         source SE0 interval of EOP       see Figure 9       160       -       175         source jitter for differential transition to SE0 transition       see Figure 9       -2       -       +5         receiver jitter to next transitions       10 % to 90 %       -9       -       +9         EOP width at receiver [1]       must reject as EOP; see Figure 9       40       -       -         EOP width at receiver [1]       must accept as EOP; see       82       -       -

<sup>[1]</sup> Characterized but not implemented as production test. Guaranteed by design.

Table 8: Dynamic characteristics

 $T_a = -40 \, ^{\circ}\text{C}$  to +85  $^{\circ}\text{C}$  for commercial applications,  $V_{DD}$  over specified ranges [1]


Symbol	Parameter	Conditions	Min	Typ [2]	Max	Unit
External clock						
f <sub>osc</sub>	oscillator frequency		10	-	25	MHz
T <sub>cy(CLK)</sub>	clock cycle time		40	-	100	ns
t <sub>CHCX</sub>	clock HIGH time		$T_{cy(CLK)} \times 0.4$	-	-	ns
t <sub>CLCX</sub>	clock LOW time		$T_{cy(CLK)} \times 0.4$	-	-	ns
t <sub>CLCH</sub>	clock rise time		-	-	5	ns
t <sub>CHCL</sub>	clock fall time		-	-	5	ns
Port pins (P0.2	, P0.3, P0.11, and P0.14)					
t <sub>r(o)</sub>	output rise time		-	10	-	ns
t <sub>f(o)</sub>	output fall time		-	10	-	ns
I <sup>2</sup> C-bus pins (P	20.2, P0.3, P0.11, and P0.14)					
t <sub>f(o)</sub>	output fall time	V <sub>IH</sub> to V <sub>IL</sub>	$20 + 0.1 \times C_b$ [3]	-	-	ns


<sup>[1]</sup> Parameters are valid over operating temperature range unless otherwise specified.

<sup>[2]</sup> Typical ratings are not guaranteed. The values listed are at room temperature (+25 °C), nominal supply voltages.

<sup>[3]</sup> Bus capacitance C<sub>b</sub> in pF, from 10 pF to 400 pF.


## 9.1 Timing





# 10. Application information

# 10.1 Suggested USB interface solutions



9397 750 14985

© Koninklijke Philips Electronics N.V. 2005. All rights reserved.





Fig 11. LPC2141/42/44/46/48 USB interface using the UP\_LED function on pin 17

# 11. Package outline

#### LQFP64: plastic low profile quad flat package; 64 leads; body 10 x 10 x 1.4 mm

SOT314-2



#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE	REFERENCES				EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT314-2	136E10	MS-026				<del>00-01-19</del> 03-02-25	

Fig 12. Package outline SOT314-2 (LQFP64)

9397 750 14985

© Koninklijke Philips Electronics N.V. 2005. All rights reserved.



# 12. Abbreviations

Table 9: **Acronym list** 

	Action, in the
Acronym	Description
ADC	Analog-to-Digital Converter
BOD	Brown-Out Detection
CPU	Central Processing Unit
DAC	Digital-to-Analog Converter
DCC	Debug Communications Channel
DMA	Direct Memory Access
FIFO	First In, First Out
GPIO	General Purpose Input/Output
PLL	Phase-Locked Loop
POR	Power-On Reset
PWM	Pulse Width Modulator
RAM	Random Access Memory
SPI	Serial Peripheral Interface
SRAM	Static Random Access Memory
SSP	Synchronous Serial Port
UART	Universal Asynchronous Receiver/Transmitter
USB	Universal Serial Bus
VPB	VLSI Peripheral Bus
-	







# 13. Revision history

#### Table 10: Revision history

Document ID	Release date	Data sheet status	Change notice	Doc. number	Supersedes
LPC2141_42_44_46_48_1	<tbd></tbd>	Preliminary data sheet	-	9397 750 14985	-



#### 14. Data sheet status

Level	Data sheet status [1]	Product status [2] [3]	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

- [1] Please consult the most recently issued data sheet before initiating or completing a design
- [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

#### 15. Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### 16. Disclaimers

**Life support** — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors

customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

#### 17. Trademarks

**Notice** — All referenced brands, product names, service names and trademarks are the property of their respective owners.

 ${\bf l^2C\text{-bus}}$  — wordmark and logo are trademarks of Koninklijke Philips Electronics N.V.

**GoodLink** — is a trademark of Koninklijke Philips Electronics N.V. **SoftConnect** — is a trademark of Koninklijke Philips Electronics N.V.

#### 18. Contact information

For additional information, please visit: http://www.semiconductors.philips.com
For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com



#### © Koninklijke Philips Electronics N.V. 2005

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 20 April 2006 Document number: 9397 750 14985



# 19. Contents

1	General description	1
2	Features	
2.1	Key features	1
3	Ordering information	
3.1	Ordering options	
4	Block diagram	
-	_	
5	Pinning information	
5.1	Pinning	
5.2	Pin description	
6	Functional description	
6.1	Architectural overview	
6.2	On-chip flash program memory	. 12
6.3	On-chip static RAM	
6.4	Memory map	
6.5	Interrupt controller	
6.5.1 6.6	Interrupt sourcesPin connect block	
6.7	Fast general purpose parallel I/O (GPIO)	
6.7.1	Features	
6.8	10-bit ADC	
6.8.1	Features	
6.9	10-bit DAC	_
6.9.1	Features	
6.10	USB 2.0 device controller	_
6.10.1	Features	
6.11	UARTs	
6.11.1	Features	. 17
6.12	I <sup>2</sup> C-bus serial I/O controller	
6.12.1	Features	
6.13	SPI serial I/O controller	
6.13.1	Features	
6.14	SSP serial I/O controller	
6.14.1	Features	. 18
6.15	General purpose timers/external event	. 18
6 1 5 1	counters	_
6.15.1 6.16	Features	_
6.16.1	Features	
6.17	Real-time clock	
6.17.1	Features	
6.18	Pulse width modulator	
6.18.1	Features	
6.19	System control	. 21
6.19.1	Crystal oscillator	
6.19.2	PLL	. 21
6.19.3	Reset and wake-up timer	
6.19.4	Brownout detector	
6.19.5	Code security	
6.19.6	External interrupt inputs	
6.19.7	Memory mapping control	
6.19.8	Power control	
6.19.9	VPB bus	
6.20	Emulation and debugging	
6 20 1	EmbeddedICE	23

# **Philips Semiconductors**

16

17

18

# LPC2141/42/44/46/48

# Single-chip 16-bit/32-bit microcontrollers

6.20.2	Embedded trace 24
6.20.3	RealMonitor
7	Limiting values
8	Static characteristics
9	Dynamic characteristics
9.1	Timing 32
10	Application information
10.1	Suggested USB interface solutions 32
11	Package outline
12	Abbreviations
13	Revision history
14	Data sheet status
15	<b>Definitions</b>

Contact information ...... 37