



**MIPS® Architecture for Programmers
VolumeIV-e: The MIPS® DSP Application-
Specific Extension to the MIPS64®
Architecture**

Document Number: MD00375

Revision 2.34

May 6, 2011

**MIPS Technologies, Inc.
955 East Arques Avenue
Sunnyvale, CA 94085-4521**

Copyright © 2005-2011 MIPS Technologies Inc. All rights reserved.



Unpublished rights (if any) reserved under the copyright laws of the United States of America and other countries.

This document contains information that is proprietary to MIPS Technologies, Inc. ("MIPS Technologies"). Any copying, reproducing, modifying or use of this information (in whole or in part) that is not expressly permitted in writing by MIPS Technologies or an authorized third party is strictly prohibited. At a minimum, this information is protected under unfair competition and copyright laws. Violations thereof may result in criminal penalties and fines.

Any document provided in source format (i.e., in a modifiable form such as in FrameMaker or Microsoft Word format) is subject to use and distribution restrictions that are independent of and supplemental to any and all confidentiality restrictions. UNDER NO CIRCUMSTANCES MAY A DOCUMENT PROVIDED IN SOURCE FORMAT BE DISTRIBUTED TO A THIRD PARTY IN SOURCE FORMAT WITHOUT THE EXPRESS WRITTEN PERMISSION OF MIPS TECHNOLOGIES, INC.

MIPS Technologies reserves the right to change the information contained in this document to improve function, design or otherwise. MIPS Technologies does not assume any liability arising out of the application or use of this information, or of any error or omission in such information. Any warranties, whether express, statutory, implied or otherwise, including but not limited to the implied warranties of merchantability or fitness for a particular purpose, are excluded. Except as expressly provided in any written license agreement from MIPS Technologies or an authorized third party, the furnishing of this document does not give recipient any license to any intellectual property rights, including any patent rights, that cover the information in this document.

The information contained in this document shall not be exported, reexported, transferred, or released, directly or indirectly, in violation of the law of any country or international law, regulation, treaty, Executive Order, statute, amendments or supplements thereto. Should a conflict arise regarding the export, reexport, transfer, or release of the information contained in this document, the laws of the United States of America shall be the governing law.

The information contained in this document constitutes one or more of the following: commercial computer software, commercial computer software documentation or other commercial items. If the user of this information, or any related documentation of any kind, including related technical data or manuals, is an agency, department, or other entity of the United States government ("Government"), the use, duplication, reproduction, release, modification, disclosure, or transfer of this information, or any related documentation of any kind, is restricted in accordance with Federal Acquisition Regulation 12.212 for civilian agencies and Defense Federal Acquisition Regulation Supplement 227.7202 for military agencies. The use of this information by the Government is further restricted in accordance with the terms of the license agreement(s) and/or applicable contract terms and conditions covering this information from MIPS Technologies or an authorized third party.

MIPS, MIPS I, MIPS II, MIPS III, MIPS IV, MIPS V, MIPSr3, MIPS32, MIPS64, microMIPS32, microMIPS64, MIPS-3D, MIPS16, MIPS16e, MIPS-Based, MIPSsim, MIPSpro, MIPS Technologies logo, MIPS-VERIFIED, MIPS-VERIFIED logo, 4K, 4Kc, 4Km, 4Kp, 4KE, 4KEc, 4KEm, 4KEp, 4KS, 4KSc, 4KSd, M4K, M14K, 5K, 5Kc, 5Kf, 24K, 24Kc, 24Kf, 24KE, 24KEc, 24KEf, 34K, 34Kc, 34Kf, 74K, 74Kc, 74Kf, 1004K, 1004Kc, 1004Kf, 1074K, 1074Kc, 1074Kf, R3000, R4000, R5000, ASMACRO, Atlas, "At the core of the user experience.", BusBridge, Bus Navigator, CLAM, CorExtend, CoreFPGA, CoreLV, EC, FPGA View, FS2, FS2 FIRST SILICON SOLUTIONS logo, FS2 NAVIGATOR, HyperDebug, HyperJTAG, JALGO, Logic Navigator, Malta, MDMX, MED, MGB, microMIPS, OCI, PDtrace, the Pipeline, Pro Series, SEAD, SEAD-2, SmartMIPS, SOC-it, System Navigator, and YAMON are trademarks or registered trademarks of MIPS Technologies, Inc. in the United States and other countries.

All other trademarks referred to herein are the property of their respective owners.

Contents

Chapter 1: About This Book	15
1.1: Typographical Conventions	15
1.1.1: Italic Text	15
1.1.2: Bold Text	16
1.1.3: Courier Text	16
1.2: UNPREDICTABLE and UNDEFINED	16
1.2.1: UNPREDICTABLE	16
1.2.2: UNDEFINED	17
1.2.3: UNSTABLE	17
1.3: Special Symbols in Pseudocode Notation	17
1.4: For More Information	20
Chapter 2: Guide to the Instruction Set	21
2.1: Understanding the Instruction Fields	21
2.1.1: Instruction Fields	23
2.1.2: Instruction Descriptive Name and Mnemonic	23
2.1.3: Format Field	23
2.1.4: Purpose Field	24
2.1.5: Description Field	24
2.1.6: Restrictions Field	24
2.1.7: Operation Field	25
2.1.8: Exceptions Field	25
2.1.9: Programming Notes and Implementation Notes Fields	26
2.2: Operation Section Notation and Functions	26
2.2.1: Instruction Execution Ordering	26
2.2.2: Pseudocode Functions	26
2.2.2.1: Coprocessor General Register Access Functions	26
2.2.2.2: Memory Operation Functions	28
2.2.2.3: Floating Point Functions	31
2.2.2.4: Miscellaneous Functions	34
2.3: Op and Function Subfield Notation	36
2.4: FPU Instructions	36
Chapter 3: The MIPS® DSP Application Specific Extension to the MIPS64® Architecture	37
3.1: Base Architecture Requirements	37
3.2: Software Detection of the ASE	37
3.3: Compliance and Subsetting	37
3.4: Introduction to the MIPS® DSP ASE and MIPS® DSP ASE Rev2	37
3.5: DSP Applications and their Requirements	38
3.6: Fixed-Point Data Types	38
3.7: Saturating Math	40
3.8: Conventions Used in the Instruction Mnemonics	41
3.9: Effect of Endian-ness on Register SIMD Data	43
3.10: Additional Register State for the DSP ASE	44
3.11: Software Detection of the DSP ASE and DSP ASE Rev 2	46
3.12: Exception Table for the DSP ASE and DSP ASE Rev 2	47
3.13: DSP ASE Instructions that Read and Write the DSPControl Register	47

3.14: Arithmetic Exceptions	48
Chapter 4: MIPS® DSP ASE Instruction Summary	49
4.1: The MIPS® DSP ASE Instruction Summary	49
Chapter 5: Instruction Encoding	79
5.1: Instruction Bit Encoding	79
Chapter 6: The MIPS® DSP ASE Instruction Set	89
6.1: Compliance and Subsetting.....	89
ABSQ_S.OB.....	90
ABSQ_S.PH.....	91
ABSQ_S.PW	92
ABSQ_S.QB.....	94
ABSQ_S.QH	95
ABSQ_S.W	96
ADDQ[S].PH	97
ADDQ[S].PW.....	99
ADDQ[S].QH	101
ADDQ_S.W.....	103
ADDQH[R].PH.....	104
ADDQH[R].W	106
ADDSC.....	107
ADDU[S].OB	108
ADDU[S].PH.....	111
ADDU[S].QB	112
ADDU[S].QH	115
ADDUH[R].OB.....	116
ADDUH[R].QB.....	118
ADDWC.....	120
APPEND	122
BALIGN	123
BITREV	124
BPOSGE32	125
BPOSGE64	126
CMP.cond.PH	127
CMP.cond.PW.....	128
CMP.cond.QH	129
CMPGDU.cond.OB	131
CMPGDU.cond.QB	134
CMPGU.cond.OB	136
CMPGU.cond.QB.....	138
CMPU.cond.OB.....	140
CMPU.cond.QB.....	142
DAPPEND	145
DBALIGN	146
DEXTP	147
DEXTPDP	148
DEXTPDPV	149
DEXTPV	150
DEXTR[RS].L	151
DEXTR[RS].W.....	153

DEXTR_S.H.....	155
DEXTRV[RS].L.....	156
DEXTRV_S.H.....	158
DEXTRV[RS].W	159
DINSV	161
DMADD	163
DMADDU	164
DMSUB	165
DMSUBU.....	166
DMTHLIP	167
DPA.W.PH	168
DPA.W.QH.....	169
DPAQ_S.W.PH	170
DPAQ_S.W.QH.....	171
DPAQ_SA.L.PW	173
DPAQ_SA.L.W.....	175
DPAQX_S.W.PH.....	178
DPAQX_SA.W.PH	180
DPAU.H.OBL	182
DPAU.H.OBR.....	183
DPAU.H.QBL	184
DPAU.H.QBR.....	185
DPAX.W.PH.....	186
DPS.W.QH	188
DPS.W.PH	189
DPSQ_S.W.PH	190
DPSQ_S.W.QH.....	191
DPSQ_SA.L.PW	192
DPSQ_SA.L.W.....	194
DPSQX_S.W.PH.....	196
DPSQX_SA.W.PH	198
DPSU.H.OBL	200
DPSU.H.OBR.....	201
DPSU.H.QBL	202
DPSU.H.QBR.....	203
DPSX.W.PH.....	204
DSHILO	205
DSHILOV	206
EXTP.....	207
EXTPDP.....	208
EXTPDPV	209
EXTPV	210
EXTR[RS].W	211
EXTR_S.H.....	213
EXTRV[RS].W	214
EXTRV_S.H	216
INSV	217
LBUX.....	219
LDX	220
LHX	221
LWX	222
MADD.....	224
MADDU	226

MAQ_S.L.PWL.....	227
MAQ_S.L.PWR.....	228
MAQ_S[A].W.PHL.....	229
MAQ_S[A].W.PHR.....	231
MAQ_S[A].W.QHLL.....	233
MAQ_S[A].W.QHLR.....	235
MAQ_S[A].W.QHRL.....	237
MAQ_S[A].W.QHRR.....	239
MFHI.....	241
MFLO.....	242
MODSUB.....	243
MSUB.....	245
MSUBU.....	247
MTHI.....	248
MTHLIP.....	249
MTLO.....	250
MUL[_S].PH.....	252
MULEQ_S.PW.QHL.....	254
MULEQ_S.PW.QHR.....	255
MULEQ_S.W.PHL.....	257
MULEQ_S.W.PHR.....	259
MULEU_S.PH.QBL.....	261
MULEU_S.PH.QBR.....	263
MULEU_S.QH.OBL.....	265
MULEU_S.QH.OBR.....	266
MULQ_RS.PH.....	268
MULQ_RS.QH.....	270
MULQ_RS.W.....	272
MULQ_S.PH.....	274
MULQ_S.W.....	276
MULSA.W.PH.....	278
MULSAQ_S.L.PW.....	279
MULSAQ_S.W.PH.....	281
MULSAQ_S.W.QH.....	282
MULT.....	284
MULTU.....	286
PACKRL.PH.....	287
PACKRL.PW.....	288
PICK.OB.....	289
PICK.PH.....	290
PICK.PW.....	291
PICK.QB.....	292
PICK.QH.....	293
PRECEQ.L.PWL.....	294
PRECEQ.L.PWR.....	295
PRECEQ.PW.QHL.....	296
PRECEQ.PW.QHR.....	297
PRECEQ.PW.QHLA.....	298
PRECEQ.PW.QHRA.....	299
PRECEQ.W.PHL.....	300
PRECEQ.W.PHR.....	301
PRECEQU.PH.QBL.....	302
PRECEQU.PH.QBLA.....	303

PRECEQU.PH.QBR.....	304
PRECEQU.PH.QBRA	305
PRECEQU.QH.OBL.....	306
PRECEQU.QH.OBLA	307
PRECEQU.QH.OBR	308
PRECEQU.QH.OBRA.....	309
PRECEU.PH.QBL	310
PRECEU.PH.QBLA.....	311
PRECEU.PH.QBR	312
PRECEU.PH.QBRA	313
PRECEU.QH.OBL.....	314
PRECEU.QH.OBLA	315
PRECEU.QH.OBR	316
PRECEU.QH.OBRA.....	317
PRECR.OB.QH	318
PRECR.QB.PH	319
PRECR_SRA[_R].PH.W	320
PRECR_SRA[_R].QH.PW	323
PRECRQ.OB.QH	325
PRECRQ.PH.W	326
PRECRQ.PW.L	327
PRECRQ.QB.PH.....	328
PRECRQ_RS.PH.W	329
PRECRQ.QH.PW.....	330
PRECRQ_RS.QH.PW.....	331
PRECRQU_S.QB.PH.....	332
PRECRQU_S.OB.QH	334
PREPEND.....	336
PREPENDD	337
PREPENDW	339
RADDU.L.OB	340
RADDU.W.QB.....	341
RDDSP.....	342
REPL.OB.....	344
REPL.PH.....	345
REPL.PW	346
REPL.QB.....	347
REPL.QH	348
REPLV.OB	349
REPLV.PH	350
REPLV.PW.....	351
REPLV.QB	352
REPLV.QH	353
SHILO	354
SHLL.OB.....	355
SHILOV	356
SHLL.QB.....	357
SHLL[_S].PH.....	358
SHLL[_S].PW.....	360
SHLL[_S].QH	362
SHLL_S.W	364
SHLLV.OB.....	365
SHLLV[_S].PH	366

SHLLV[S].PW.....	367
SHLLV[S].QH.....	368
SHLLV.QB.....	370
SHLLV_S.W.....	371
SHRA[R].OB.....	372
SHRA[R].PH.....	374
SHRA[R].QB.....	376
SHRA[R].QH.....	378
SHRA[R].PW.....	380
SHRA_R.W.....	382
SHRAV[R].OB.....	383
SHRAV[R].PH.....	385
SHRAV[R].PW.....	386
SHRAV[R].QB.....	387
SHRAV[R].QH.....	389
SHRAV_R.W.....	391
SHRL.OB.....	392
SHRL.PH.....	394
SHRL.QB.....	395
SHRL.QH.....	396
SHRLV.OB.....	397
SHRLV.PH.....	398
SHRLV.QB.....	399
SHRLV.QH.....	401
SUBQ[S].PH.....	402
SUBQ[S].PW.....	404
SUBQ[S].QH.....	406
SUBQ_S.W.....	408
SUBQH[R].PH.....	410
SUBQH[R].W.....	412
SUBU[S].OB.....	413
SUBU[S].PH.....	416
SUBU[S].QB.....	418
SUBU[S].QH.....	421
SUBUH[R].OB.....	423
SUBUH[R].QB.....	426
WRDSP.....	427

Appendix A: Modular Subtract (MODSUB) Instruction Usage 429

Appendix B: Synthesizing Some Common Operations with Existing Instructions 435

B.1: Funnel Shift Through Two GPRs	435
B.2: Count Redundant Leading Sign Bits	436
B.3: Complex Multiplication Operation	436
B.4: Pack Values from Two Source Registers into a Single Destination Register	436
B.4.1: Source Data is in Q31 format	436
B.4.2: Pack Upper and Lower 16-bit Values Respectively into a Destination Register.....	437
B.4.3: Pack Lower and Lower 16-bit Values Respectively into a Destination Register.....	437
B.4.4: Pack Lower and Upper 16-bit Values Respectively into a Destination Register.....	438
B.4.5: Rotate Lower and Upper 16-bit Values in a Single Register	438
B.5: Packing Data from Memory into Registers.....	439
B.5.1: Two Contiguous Q15 Values in Memory	439
B.5.2: Two Non-Contiguous Q15 Values in Memory	439

B.6: Variable Bit Extraction (from an Input Bit Stream)	440
B.6.1: Beware of Little-Endian MIPS64/microMIPS64 Processors	440
B.7: Huffman Decoding	441
Appendix C: Endian-Agnostic Reference to Register Elements	443
C.1: Using Endian-Agnostic Instruction Names.....	443
C.2: Mapping Endian-Agnostic Instruction Names to DSP ASE Instructions	444
Appendix D: Revision History	447

Figures

Figure 2.1: Example of Instruction Description	22
Figure 2.2: Example of Instruction Fields	23
Figure 2.3: Example of Instruction Descriptive Name and Mnemonic	23
Figure 2.4: Example of Instruction Format	23
Figure 2.5: Example of Instruction Purpose	24
Figure 2.6: Example of Instruction Description	24
Figure 2.7: Example of Instruction Restrictions	25
Figure 2.8: Example of Instruction Operation	25
Figure 2.9: Example of Instruction Exception	25
Figure 2.10: Example of Instruction Programming Notes	26
Figure 2.11: COP_LW Pseudocode Function	27
Figure 2.12: COP_LD Pseudocode Function	27
Figure 2.13: COP_SW Pseudocode Function	27
Figure 2.14: COP_SD Pseudocode Function	28
Figure 2.15: CoprocessorOperation Pseudocode Function	28
Figure 2.16: AddressTranslation Pseudocode Function	28
Figure 2.17: LoadMemory Pseudocode Function	29
Figure 2.18: StoreMemory Pseudocode Function	29
Figure 2.19: Prefetch Pseudocode Function	30
Figure 2.20: SyncOperation Pseudocode Function	31
Figure 2.21: ValueFPR Pseudocode Function	31
Figure 2.22: StoreFPR Pseudocode Function	32
Figure 2.23: CheckFPEException Pseudocode Function	33
Figure 2.24: FPConditionCode Pseudocode Function	33
Figure 2.25: SetFPConditionCode Pseudocode Function	33
Figure 2.26: SignalException Pseudocode Function	34
Figure 2.27: SignalDebugBreakpointException Pseudocode Function	34
Figure 2.28: SignalDebugModeBreakpointException Pseudocode Function	34
Figure 2.29: NullifyCurrentInstruction PseudoCode Function	35
Figure 2.30: JumpDelaySlot Pseudocode Function	35
Figure 2.31: NotWordValue Pseudocode Function	35
Figure 2.32: PolyMult Pseudocode Function	35
Figure 3.1: Computing the Value of a Fixed-Point (Q7) Number	40
Figure 3.2: A Paired-Word (PW) Representation in a GPR for a MIPS64 Architecture	42
Figure 3.3: A Quad Halfword (QH) Representation in a GPR for a MIPS64 Architecture	42
Figure 3.4: A Paired-Half (PH) Representation in a GPR for the MIPS32 Architecture	42
Figure 3.5: An Octal Byte (OB) Representation in a GPR for a MIPS64 Architecture	42
Figure 3.6: A Quad-Byte (QB) Representation in a GPR for the MIPS32 Architecture	43
Figure 3.7: Operation of MULQ_RS.PH rd, rs, rt	43
Figure 3.8: MIPS® DSP ASE Control Register (DSPControl) Format	44
Figure 3.9: Config3 Register Format	46
Figure 3.10: Status Register Format	46
Figure 5.1: Sample Bit Encoding Table	79
Figure 5.2: SPECIAL3 Encoding of ADDU.QB/CMPUI.EQ.QB/ADDU.OB/CMPUI.EQ.OB Instruction Sub-classes	82
Figure 5.3: SPECIAL3 Encoding of ABSQ_S.PH/ABSQ_S.QH Instruction Sub-class without Immediate Field	83
Figure 5.4: SPECIAL3 Encoding of ABSQ_S.PH/ABSQ_S.QH Instruction Sub-class with Immediate Field	83
Figure 5.5: SPECIAL3 Encoding of SHLL.QB/SHLL.OB Instruction Sub-class	84

Figure 5.6: SPECIAL3 Encoding of LX Instruction Sub-class	84
Figure 5.7: SPECIAL3 Encoding of DPA.W.PH/DPAQ.W.QH Instruction Sub-class.....	85
Figure 5.8: SPECIAL3 Encoding Example for EXTR.W/DEXTR.W Instruction Sub-class Type 1.....	86
Figure 5.9: SPECIAL3 Encoding Example for EXTR.W Instruction Sub-class Type 2	86
Figure 5.10: SPECIAL3 Encoding Example for EXTR.W Instruction Sub-class Type 3	86
Figure 5.11: SPECIAL3 Encoding of ADDUH.QB/ADDUH.OB Instruction Sub-classes.....	87
Figure 5.12: SPECIAL3 Encoding of APPEND/DAPPEND Instruction Sub-class	87
Figure 6.1: Operation of the DINSV Instruction.....	161
Figure 6.2: Operation of the INSV Instruction	217
Figure A.1: The layout of the rt register for MODSUB.....	429
Figure A.2: Block FIR Filter Example Code in C (borrowed from the MIPS® DSP Library)	430
Figure A.3: Block FIR Filter Example Code in C (Borrowed From the MIPS® DSP Library)	431
Figure A.4: Block FIR Filter Example Code in C (Borrowed From the MIPS® DSP Library)	432
Figure A.5: Block FIR Filter Example Code in C Using MODSUB (Borrowed From the MIPS® DSP Library)	433
Figure B.6: Operation of Two-Register Funnel Shift by A Bits.....	435
Figure B.7: Reduce Two Q31 Values in Separate Registers to Two Q15 Values in a Single Register	437
Figure B.8: Pack Upper and Lower Values	437
Figure B.9: Pack Lower and Lower Values	438
Figure B.10: Pack Lower and Upper Values	438
Figure B.11: Rotate Lower and Upper Values	439
Figure B.12: Pack Two Q15 Values in Non-Contiguous Memory as two SIMD Q15 Values in a Single Register	440
Figure C.1: The Endian-Independent PHL and PHR Elements in a GPR for the MIPS32 Architecture	444
Figure C.2: The Big-Endian PH0 and PH1 Elements in a GPR for the MIPS32 Architecture.....	444
Figure C.3: The Little-Endian PH0 and PH1 Elements in a GPR for the MIPS32 Architecture	445
Figure C.4: The Endian-Independent QHL and QHR Elements in a GPR for the microMIPS64 Architecture.....	445
Figure C.5: The Big-Endian QH01 and QH23 Elements in a GPR for the microMIPS64 Architecture	445
Figure C.6: The Little-Endian QH01 and QH23 Elements in a GPR for the microMIPS64 Architecture	445
Figure C.7: The Endian-Independent QBL and QBR Elements in a GPR for the MIPS32 Architecture	446
Figure C.8: The Endian-Independent QBLA and QBRA Elements in a GPR for the MIPS32 Architecture	446

Tables

Table 1.1: Symbols Used in Instruction Operation Statements.....	17
Table 2.1: AccessLength Specifications for Loads/Stores	30
Table 3.1: Data Size of DSP Applications.....	38
Table 3.2: The Value of a Fixed-Point Q31 Number	39
Table 3.3: The Limits of Q15 and Q31 Representations.....	39
Table 3.4: MIPS® DSP ASE Control Register (DSPControl) Field Descriptions	44
Table 3.5: Instructions that set the ouflag bits in DSPControl.....	45
Table 3.7: Exception Table for the DSP ASE and DSP ASE Rev 2.....	47
Table 3.6: Cause Register ExcCode Field	47
Table 3.8: Instructions that Read/Write Fields in DSPControl	48
Table 4.1: List of Instructions in MIPS® DSP ASE in Arithmetic Sub-class.....	49
Table 4.2: List of Instructions in MIPS® DSP ASE in GPR-Based Shift Sub-class	56
Table 4.3: List of Instructions in MIPS® DSP ASE in Multiply Sub-class	58
Table 4.4: List of Instructions in MIPS® DSP ASE in Bit/ Manipulation Sub-class	67
Table 4.5: List of Instructions in MIPS® DSP ASE in Compare-Pick Sub-class	68
Table 4.6: List of Instructions in MIPS® DSP ASE in Accumulator and DSPControl Access Sub-class	72
Table 4.7: List of Instructions in MIPS® DSP ASE in Indexed-Load Sub-class.....	77
Table 4.8: List of Instructions in MIPS® DSP ASE in Branch Sub-class	77
Table 5.1: Symbols Used in the Instruction Encoding Tables.....	80
Table 5.2: MIPS64® DSP ASE Encoding of Opcode Field.....	81
Table 5.3: MIPS64® SPECIAL3 Encoding of Function Field for DSP ASE Instructions.....	81
Table 5.4: MIPS64® REGIMM Encoding of rt Field	81
Table 5.5: MIPS64® ADDU.QB Encoding of op Field	82
Table 5.6: MIPS64® ADDU.OB Encoding of the op Field	82
Table 5.7: MIPS64® CMPU.EQ.QB Encoding of op Field	82
Table 5.8: MIPS64® CMPU.EQ.OB Encoding of op Field	83
Table 5.9: MIPS64® ABSQ_S.PH Encoding of op Field	83
Table 5.10: MIPS64® ABSQ_S.QH Encoding of op Field	83
Table 5.11: MIPS64® SHLL.QB Encoding of op Field.....	84
Table 5.12: MIPS64® SHLL.OB Encoding of op Field.....	84
Table 5.13: MIPS64® LX Encoding of op Field	84
Table 5.14: MIPS64® DPA.W.PH Encoding of op Field	85
Table 5.15: MIPS64® DPAQ.W.QH Encoding of op Field	85
Table 5.16: MIPS64® EXTR.W Encoding of op Field.....	86
Table 5.17: MIPS64® DEXTR.W Encoding of op Field	86
Table 5.18: MIPS64® ADDUH.QB Encoding of op Field	87
Table 5.19: MIPS64® ADDUH.OB Encoding of the op Field	87
Table 5.20: MIPS64® APPEND Encoding of op Field	87
Table 5.21: MIPS64® DAPPEND Encoding of op Field	88
Table A.1: Source Register rt Field Descriptions for MODSUB	429

About This Book

The MIPS® Architecture for Programmers VolumeIV-e: The MIPS® DSP Application-Specific Extension to the MIPS64® Architecture comes as part of a multi-volume set.

- Volume I-A describes conventions used throughout the document set, and provides an introduction to the MIPS64® Architecture
- Volume I-B describes conventions used throughout the document set, and provides an introduction to the microMIPS64™ Architecture
- Volume II-A provides detailed descriptions of each instruction in the MIPS64® instruction set
- Volume II-B provides detailed descriptions of each instruction in the microMIPS64™ instruction set
- Volume III describes the MIPS64® and microMIPS64™ Privileged Resource Architecture which defines and governs the behavior of the privileged resources included in a MIPS® processor implementation
- Volume IV-a describes the MIPS16e™ Application-Specific Extension to the MIPS64® Architecture. Beginning with Release 3 of the Architecture, microMIPS is the preferred solution for smaller code size.
- Volume IV-b describes the MDMX™ Application-Specific Extension to the MIPS64® Architecture and microMIPS64™.
- Volume IV-c describes the MIPS-3D® Application-Specific Extension to the MIPS® Architecture
- Volume IV-d describes the SmartMIPS® Application-Specific Extension to the MIPS32® Architecture and the microMIPS32™ Architecture and is not applicable to the MIPS64® document set nor the microMIPS64™ document set
- Volume IV-e describes the MIPS® DSP Application-Specific Extension to the MIPS® Architecture
- Volume IV-f describes the MIPS® MT Application-Specific Extension to the MIPS® Architecture
- Volume IV-h describes the MIPS® MCU Application-Specific Extension to the MIPS® Architecture

1.1 Typographical Conventions

This section describes the use of *italic*, **bold** and `courier` fonts in this book.

1.1.1 Italic Text

- is used for *emphasis*

About This Book

- is used for *bits*, *fields*, *registers*, that are important from a software perspective (for instance, address bits used by software, and programmable fields and registers), and various *floating point instruction formats*, such as *S*, *D*, and *PS*
- is used for the memory access types, such as *cached* and *uncached*

1.1.2 Bold Text

- represents a term that is being **defined**
- is used for **bits** and **fields** that are important from a hardware perspective (for instance, **register** bits, which are not programmable but accessible only to hardware)
- is used for ranges of numbers; the range is indicated by an ellipsis. For instance, **5..1** indicates numbers 5 through 1
- is used to emphasize **UNPREDICTABLE** and **UNDEFINED** behavior, as defined below.

1.1.3 Courier Text

`Courier` fixed-width font is used for text that is displayed on the screen, and for examples of code and instruction pseudocode.

1.2 UNPREDICTABLE and UNDEFINED

The terms **UNPREDICTABLE** and **UNDEFINED** are used throughout this book to describe the behavior of the processor in certain cases. **UNDEFINED** behavior or operations can occur only as the result of executing instructions in a privileged mode (i.e., in Kernel Mode or Debug Mode, or with the CP0 usable bit set in the Status register). Unprivileged software can never cause **UNDEFINED** behavior or operations. Conversely, both privileged and unprivileged software can cause **UNPREDICTABLE** results or operations.

1.2.1 UNPREDICTABLE

UNPREDICTABLE results may vary from processor implementation to implementation, instruction to instruction, or as a function of time on the same implementation or instruction. Software can never depend on results that are **UNPREDICTABLE**. **UNPREDICTABLE** operations may cause a result to be generated or not. If a result is generated, it is **UNPREDICTABLE**. **UNPREDICTABLE** operations may cause arbitrary exceptions.

UNPREDICTABLE results or operations have several implementation restrictions:

- Implementations of operations generating **UNPREDICTABLE** results must not depend on any data source (memory or internal state) which is inaccessible in the current processor mode
- **UNPREDICTABLE** operations must not read, write, or modify the contents of memory or internal state which is inaccessible in the current processor mode. For example, **UNPREDICTABLE** operations executed in user mode must not access memory or internal state that is only accessible in Kernel Mode or Debug Mode or in another process
- **UNPREDICTABLE** operations must not halt or hang the processor

1.2.2 UNDEFINED

UNDEFINED operations or behavior may vary from processor implementation to implementation, instruction to instruction, or as a function of time on the same implementation or instruction. **UNDEFINED** operations or behavior may vary from nothing to creating an environment in which execution can no longer continue. **UNDEFINED** operations or behavior may cause data loss.

UNDEFINED operations or behavior has one implementation restriction:

- **UNDEFINED** operations or behavior must not cause the processor to hang (that is, enter a state from which there is no exit other than powering down the processor). The assertion of any of the reset signals must restore the processor to an operational state

1.2.3 UNSTABLE

UNSTABLE results or values may vary as a function of time on the same implementation or instruction. Unlike **UNPREDICTABLE** values, software may depend on the fact that a sampling of an **UNSTABLE** value results in a legal transient value that was correct at some point in time prior to the sampling.

UNSTABLE values have one implementation restriction:

- Implementations of operations generating **UNSTABLE** results must not depend on any data source (memory or internal state) which is inaccessible in the current processor mode

1.3 Special Symbols in Pseudocode Notation

In this book, algorithmic descriptions of an operation are described as pseudocode in a high-level language notation resembling Pascal. Special symbols used in the pseudocode notation are listed in [Table 1.1](#).

Table 1.1 Symbols Used in Instruction Operation Statements

Symbol	Meaning
$\leftarrow$	Assignment
$=, \neq$	Tests for equality and inequality
$\parallel$	Bit string concatenation
x^y	A y -bit string formed by y copies of the single-bit value x
$b\#n$	A constant value n in base b . For instance $10\#100$ represents the decimal value 100, $2\#100$ represents the binary value 100 (decimal 4), and $16\#100$ represents the hexadecimal value 100 (decimal 256). If the "b#" prefix is omitted, the default base is 10.
$0bn$	A constant value n in base 2. For instance $0b100$ represents the binary value 100 (decimal 4).
$0xn$	A constant value n in base 16. For instance $0x100$ represents the hexadecimal value 100 (decimal 256).
$x_{y..z}$	Selection of bits y through z of bit string x . Little-endian bit notation (rightmost bit is 0) is used. If y is less than z , this expression is an empty (zero length) bit string.
$+, -$	2's complement or floating point arithmetic: addition, subtraction
$*, \times$	2's complement or floating point multiplication (both used for either)
div	2's complement integer division

Table 1.1 Symbols Used in Instruction Operation Statements (Continued)

Symbol	Meaning
mod	2's complement modulo
/	Floating point division
<	2's complement less-than comparison
>	2's complement greater-than comparison
≤	2's complement less-than or equal comparison
≥	2's complement greater-than or equal comparison
nor	Bitwise logical NOR
xor	Bitwise logical XOR
and	Bitwise logical AND
or	Bitwise logical OR
GPRLen	The length in bits (32 or 64) of the CPU general-purpose registers
<i>GPR[x]</i>	CPU general-purpose register <i>x</i> . The content of <i>GPR[0]</i> is always zero. In Release 2 of the Architecture, <i>GPR[x]</i> is a short-hand notation for <i>SGPR[SRSCtl_{CSS}, x]</i> .
<i>SGPR[s,x]</i>	In Release 2 of the Architecture and subsequent releases, multiple copies of the CPU general-purpose registers may be implemented. <i>SGPR[s,x]</i> refers to GPR set <i>s</i> , register <i>x</i> .
<i>FPR[x]</i>	Floating Point operand register <i>x</i>
<i>FCC[CC]</i>	Floating Point condition code <i>CC</i> . <i>FCC[0]</i> has the same value as <i>COC[1]</i> .
<i>FPR[x]</i>	Floating Point (Coprocessor unit 1), general register <i>x</i>
<i>CPR[z,x,s]</i>	Coprocessor unit <i>z</i> , general register <i>x</i> , select <i>s</i>
<i>CP2CPR[x]</i>	Coprocessor unit 2, general register <i>x</i>
<i>CCR[z,x]</i>	Coprocessor unit <i>z</i> , control register <i>x</i>
<i>CP2CCR[x]</i>	Coprocessor unit 2, control register <i>x</i>
<i>COC[z]</i>	Coprocessor unit <i>z</i> condition signal
<i>Xlat[x]</i>	Translation of the MIPS16e GPR number <i>x</i> into the corresponding 32-bit GPR number
BigEndianMem	Endian mode as configured at chip reset (0 → Little-Endian, 1 → Big-Endian). Specifies the endianness of the memory interface (see LoadMemory and StoreMemory pseudocode function descriptions), and the endianness of Kernel and Supervisor mode execution.
BigEndianCPU	The endianness for load and store instructions (0 → Little-Endian, 1 → Big-Endian). In User mode, this endianness may be switched by setting the <i>RE</i> bit in the <i>Status</i> register. Thus, BigEndianCPU may be computed as (BigEndianMem XOR ReverseEndian).
ReverseEndian	Signal to reverse the endianness of load and store instructions. This feature is available in User mode only, and is implemented by setting the <i>RE</i> bit of the <i>Status</i> register. Thus, ReverseEndian may be computed as (<i>SR_{RE}</i> and User mode).
<i>LLbit</i>	Bit of virtual state used to specify operation for instructions that provide atomic read-modify-write. <i>LLbit</i> is set when a linked load occurs and is tested by the conditional store. It is cleared, during other CPU operation, when a store to the location would no longer be atomic. In particular, it is cleared by exception return instructions.

Table 1.1 Symbols Used in Instruction Operation Statements (Continued)

Symbol	Meaning						
I , I+n , I-n :	This occurs as a prefix to <i>Operation</i> description lines and functions as a label. It indicates the instruction time during which the pseudocode appears to “execute.” Unless otherwise indicated, all effects of the current instruction appear to occur during the instruction time of the current instruction. No label is equivalent to a time label of I. Sometimes effects of an instruction appear to occur either earlier or later — that is, during the instruction time of another instruction. When this happens, the instruction operation is written in sections labeled with the instruction time, relative to the current instruction I, in which the effect of that pseudocode appears to occur. For example, an instruction may have a result that is not available until after the next instruction. Such an instruction has the portion of the instruction operation description that writes the result register in a section labeled I+1. The effect of pseudocode statements for the current instruction labelled I+1 appears to occur “at the same time” as the effect of pseudocode statements labeled I for the following instruction. Within one pseudocode sequence, the effects of the statements take place in order. However, between sequences of statements for different instructions that occur “at the same time,” there is no defined order. Programs must not depend on a particular order of evaluation between such sections.						
PC	The <i>Program Counter</i> value. During the instruction time of an instruction, this is the address of the instruction word. The address of the instruction that occurs during the next instruction time is determined by assigning a value to <i>PC</i> during an instruction time. If no value is assigned to <i>PC</i> during an instruction time by any pseudocode statement, it is automatically incremented by either 2 (in the case of a 16-bit MIPS16e instruction) or 4 before the next instruction time. A taken branch assigns the target address to the <i>PC</i> during the instruction time of the instruction in the branch delay slot. In the MIPS Architecture, the <i>PC</i> value is only visible indirectly, such as when the processor stores the restart address into a GPR on a jump-and-link or branch-and-link instruction, or into a Coprocessor 0 register on an exception. The <i>PC</i> value contains a full 64-bit address all of which are significant during a memory reference.						
ISA Mode	In processors that implement the MIPS16e Application Specific Extension or the microMIPS base architectures, the <i>ISA Mode</i> is a single-bit register that determines in which mode the processor is executing, as follows: <table border="1"> <thead> <tr> <th>Encoding</th><th>Meaning</th></tr> </thead> <tbody> <tr> <td>0</td><td>The processor is executing 32-bit MIPS instructions</td></tr> <tr> <td>1</td><td>The processor is executing MIPS16e instructions</td></tr> </tbody> </table> In the MIPS Architecture, the <i>ISA Mode</i> value is only visible indirectly, such as when the processor stores a combined value of the upper bits of <i>PC</i> and the <i>ISA Mode</i> into a GPR on a jump-and-link or branch-and-link instruction, or into a Coprocessor 0 register on an exception.	Encoding	Meaning	0	The processor is executing 32-bit MIPS instructions	1	The processor is executing MIPS16e instructions
Encoding	Meaning						
0	The processor is executing 32-bit MIPS instructions						
1	The processor is executing MIPS16e instructions						
PABITS	The number of physical address bits implemented is represented by the symbol PABITS. As such, if 36 physical address bits were implemented, the size of the physical address space would be $2^{\text{PABITS}} = 2^{36}$ bytes.						
SEGBITS	The number of virtual address bits implemented in a segment of the address space is represented by the symbol SEGBITS. As such, if 40 virtual address bits are implemented in a segment, the size of the segment is $2^{\text{SEGBITS}} = 2^{40}$ bytes.						
FP32RegistersMode	Indicates whether the FPU has 32-bit or 64-bit floating point registers (FPRs). In MIPS32 Release 1, the FPU has 32 32-bit FPRs in which 64-bit data types are stored in even-odd pairs of FPRs. In MIPS64, (and optionally in MIPS32 Release2 and MIPSr3) the FPU has 32 64-bit FPRs in which 64-bit data types are stored in any FPR. In MIPS32 Release 1 implementations, FP32RegistersMode is always a 0. MIPS64 implementations have a compatibility mode in which the processor references the FPRs as if it were a MIPS32 implementation. In such a case FP32RegisterMode is computed from the FR bit in the <i>Status</i> register. If this bit is a 0, the processor operates as if it had 32 32-bit FPRs. If this bit is a 1, the processor operates with 32 64-bit FPRs. The value of FP32RegistersMode is computed from the FR bit in the <i>Status</i> register.						

Table 1.1 Symbols Used in Instruction Operation Statements (Continued)

Symbol	Meaning
InstructionInBranchDelaySlot	Indicates whether the instruction at the Program Counter address was executed in the delay slot of a branch or jump. This condition reflects the <i>dynamic</i> state of the instruction, not the <i>static</i> state. That is, the value is false if a branch or jump occurs to an instruction whose PC immediately follows a branch or jump, but which is not executed in the delay slot of a branch or jump.
SignalException(exception, argument)	Causes an exception to be signaled, using the exception parameter as the type of exception and the argument parameter as an exception-specific argument). Control does not return from this pseudocode function—the exception is signaled at the point of the call.

1.4 For More Information

Various MIPS RISC processor manuals and additional information about MIPS products can be found at the MIPS URL: <http://www.mips.com>

For comments or questions on the MIPS64® Architecture or this document, send Email to support@mips.com.

Guide to the Instruction Set


This chapter provides a detailed guide to understanding the instruction descriptions, which are listed in alphabetical order in the tables at the beginning of the next chapter.

2.1 Understanding the Instruction Fields

Figure 2.1 shows an example instruction. Following the figure are descriptions of the fields listed below:

- “Instruction Fields” on page 23
- “Instruction Descriptive Name and Mnemonic” on page 23
- “Format Field” on page 23
- “Purpose Field” on page 24
- “Description Field” on page 24
- “Restrictions Field” on page 24
- “Operation Field” on page 25
- “Exceptions Field” on page 25
- “Programming Notes and Implementation Notes Fields” on page 26

Figure 2.1 Example of Instruction Description




2.1.1 Instruction Fields

Fields encoding the instruction word are shown in register form at the top of the instruction description. The following rules are followed:

- The values of constant fields and the *opcode* names are listed in uppercase (SPECIAL and ADD in Figure 2.2). Constant values in a field are shown in binary below the symbolic or hexadecimal value.
- All variable fields are listed with the lowercase names used in the instruction description (*rs*, *rt*, and *rd* in Figure 2.2).
- Fields that contain zeros but are not named are unused fields that are required to be zero (bits 10:6 in Figure 2.2). If such fields are set to non-zero values, the operation of the processor is **UNPREDICTABLE**.

Figure 2.2 Example of Instruction Fields



2.1.2 Instruction Descriptive Name and Mnemonic

The instruction descriptive name and mnemonic are printed as page headings for each instruction, as shown in Figure 2.3.

Figure 2.3 Example of Instruction Descriptive Name and Mnemonic



2.1.3 Format Field

The assembler formats for the instruction and the architecture level at which the instruction was originally defined are given in the *Format* field. If the instruction definition was later extended, the architecture levels at which it was extended and the assembler formats for the extended definition are shown in their order of extension (for an example, see C.cond.fmt). The MIPS architecture levels are inclusive; higher architecture levels include all instructions in previous levels. Extensions to instructions are backwards compatible. The original assembler formats are valid for the extended architecture.

Figure 2.4 Example of Instruction Format

Format:	ADD fd,rs,rt	MIPS32
----------------	--------------	---------------

The assembler format is shown with literal parts of the assembler instruction printed in uppercase characters. The variable parts, the operands, are shown as the lowercase names of the appropriate fields. The architectural level at which the instruction was first defined, for example “MIPS32” is shown at the right side of the page.

There can be more than one assembler format for each architecture level. Floating point operations on formatted data show an assembly format with the actual assembler mnemonic for each valid value of the *fmt* field. For example, the [ADD.fmt](#) instruction lists both ADD.S and ADD.D.

The assembler format lines sometimes include parenthetical comments to help explain variations in the formats (once again, see [C.cond.fmt](#)). These comments are not a part of the assembler format.

2.1.4 Purpose Field

The *Purpose* field gives a short description of the use of the instruction.

Figure 2.5 Example of Instruction Purpose

Purpose: Add Word

To add 32-bit integers. If an overflow occurs, then trap.

2.1.5 Description Field

If a one-line symbolic description of the instruction is feasible, it appears immediately to the right of the *Description* heading. The main purpose is to show how fields in the instruction are used in the arithmetic or logical operation.

Figure 2.6 Example of Instruction Description

Description: $\text{GPR}[rd] \leftarrow \text{GPR}[rs] + \text{GPR}[rt]$

The 32-bit word value in GPR *rt* is added to the 32-bit value in GPR *rs* to produce a 32-bit result.

- If the addition results in 32-bit 2's complement arithmetic overflow, the destination register is not modified and an Integer Overflow exception occurs.
- If the addition does not overflow, the 32-bit result is signed-extended and placed into GPR *rd*.

The body of the section is a description of the operation of the instruction in text, tables, and figures. This description complements the high-level language description in the *Operation* section.

This section uses acronyms for register descriptions. “GPR *rt*” is CPU general-purpose register specified by the instruction field *rt*. “FPR *fs*” is the floating point operand register specified by the instruction field *fs*. “CP1 register *fd*” is the coprocessor 1 general register specified by the instruction field *fd*. “FCSR” is the floating point *Control/Status* register.

2.1.6 Restrictions Field

The *Restrictions* field documents any possible restrictions that may affect the instruction. Most restrictions fall into one of the following six categories:

- Valid values for instruction fields (for example, see floating point [ADD.fmt](#))
- ALIGNMENT requirements for memory addresses (for example, see [LW](#))
- Valid values of operands (for example, see [DADD](#))

- Valid operand formats (for example, see floating point [ADD.fmt](#))
- Order of instructions necessary to guarantee correct execution. These ordering constraints avoid pipeline hazards for which some processors do not have hardware interlocks (for example, see [MUL](#)).
- Valid memory access types (for example, see [LL/SC](#))

Figure 2.7 Example of Instruction Restrictions**Restrictions:**

If either GPR *rt* or GPR *rs* does not contain sign-extended 32-bit values (bits _{63..31} equal), then the result of the operation is UNPREDICTABLE.

2.1.7 Operation Field

The *Operation* field describes the operation of the instruction as pseudocode in a high-level language notation resembling Pascal. This formal description complements the *Description* section; it is not complete in itself because many of the restrictions are either difficult to include in the pseudocode or are omitted for legibility.

Figure 2.8 Example of Instruction Operation**Operation:**

```

if NotWordValue(GPR[rs]) or NotWordValue(GPR[rt]) then
    UNPREDICTABLE
endif
temp ← (GPR[rs]31 || GPR[rs]31..0) + (GPR[rt]31 || GPR[rt]31..0)
if temp32 ≠ temp31 then
    SignalException(IntegerOverflow)
else
    GPR[rd] ← sign_extend(temp31..0)
endif

```

See 2.2 “[Operation Section Notation and Functions](#)” on page 26 for more information on the formal notation used here.

2.1.8 Exceptions Field

The *Exceptions* field lists the exceptions that can be caused by *Operation* of the instruction. It omits exceptions that can be caused by the instruction fetch, for instance, TLB Refill, and also omits exceptions that can be caused by asynchronous external events such as an Interrupt. Although a Bus Error exception may be caused by the operation of a load or store instruction, this section does not list Bus Error for load and store instructions because the relationship between load and store instructions and external error indications, like Bus Error, are dependent upon the implementation.

Figure 2.9 Example of Instruction Exception**Exceptions:**

Integer Overflow

An instruction may cause implementation-dependent exceptions that are not present in the *Exceptions* section.

2.1.9 Programming Notes and Implementation Notes Fields

The *Notes* sections contain material that is useful for programmers and implementors, respectively, but that is not necessary to describe the instruction and does not belong in the description sections.

Figure 2.10 Example of Instruction Programming Notes

Programming Notes:

ADDU performs the same arithmetic operation but does not trap on overflow.

2.2 Operation Section Notation and Functions

In an instruction description, the *Operation* section uses a high-level language notation to describe the operation performed by each instruction. Special symbols used in the pseudocode are described in the previous chapter. Specific pseudocode functions are described below.

This section presents information about the following topics:

- [“Instruction Execution Ordering” on page 26](#)
- [“Pseudocode Functions” on page 26](#)

2.2.1 Instruction Execution Ordering

Each of the high-level language statements in the *Operations* section are executed sequentially (except as constrained by conditional and loop constructs).

2.2.2 Pseudocode Functions

There are several functions used in the pseudocode descriptions. These are used either to make the pseudocode more readable, to abstract implementation-specific behavior, or both. These functions are defined in this section, and include the following:

- [“Coprocessor General Register Access Functions” on page 26](#)
- [“Memory Operation Functions” on page 28](#)
- [“Floating Point Functions” on page 31](#)
- [“Miscellaneous Functions” on page 34](#)

2.2.2.1 Coprocessor General Register Access Functions

Defined coprocessors, except for CP0, have instructions to exchange words and doublewords between coprocessor general registers and the rest of the system. What a coprocessor does with a word or doubleword supplied to it and how a coprocessor supplies a word or doubleword is defined by the coprocessor itself. This behavior is abstracted into the functions described in this section.

COP_LW

The COP_LW function defines the action taken by coprocessor *z* when supplied with a word from memory during a load word operation. The action is coprocessor-specific. The typical action would be to store the contents of memword in coprocessor general register *rt*.

Figure 2.11 COP_LW Pseudocode Function

```

COP_LW (z, rt, memword)
  z: The coprocessor unit number
  rt: Coprocessor general register specifier
  memword: A 32-bit word value supplied to the coprocessor

  /* Coprocessor-dependent action */

endfunction COP_LW

```

COP_LD

The COP_LD function defines the action taken by coprocessor *z* when supplied with a doubleword from memory during a load doubleword operation. The action is coprocessor-specific. The typical action would be to store the contents of memdouble in coprocessor general register *rt*.

Figure 2.12 COP_LD Pseudocode Function

```

COP_LD (z, rt, memdouble)
  z: The coprocessor unit number
  rt: Coprocessor general register specifier
  memdouble: 64-bit doubleword value supplied to the coprocessor.

  /* Coprocessor-dependent action */

endfunction COP_LD

```

COP_SW

The COP_SW function defines the action taken by coprocessor *z* to supply a word of data during a store word operation. The action is coprocessor-specific. The typical action would be to supply the contents of the low-order word in coprocessor general register *rt*.

Figure 2.13 COP_SW Pseudocode Function

```

dataword ← COP_SW (z, rt)
  z: The coprocessor unit number
  rt: Coprocessor general register specifier
  dataword: 32-bit word value

  /* Coprocessor-dependent action */

endfunction COP_SW

```

COP_SD

The COP_SD function defines the action taken by coprocessor *z* to supply a doubleword of data during a store doubleword operation. The action is coprocessor-specific. The typical action would be to supply the contents of the low-order doubleword in coprocessor general register *rt*.

Figure 2.14 COP_SD Pseudocode Function

```

datadouble ← COP_SD (z, rt)
  z: The coprocessor unit number
  rt: Coprocessor general register specifier
  datadouble: 64-bit doubleword value

  /* Coprocessor-dependent action */

endfunction COP_SD

```

CoprocessorOperation

The CoprocessorOperation function performs the specified Coprocessor operation.

Figure 2.15 CoprocessorOperation Pseudocode Function

```

CoprocessorOperation (z, cop_fun)

  /* z:          Coprocessor unit number */
  /* cop_fun:    Coprocessor function from function field of instruction */

  /* Transmit the cop_fun value to coprocessor z */

endfunction CoprocessorOperation

```

2.2.2.2 Memory Operation Functions

Regardless of byte ordering (big- or little-endian), the address of a halfword, word, or doubleword is the smallest byte address of the bytes that form the object. For big-endian ordering this is the most-significant byte; for a little-endian ordering this is the least-significant byte.

In the *Operation* pseudocode for load and store operations, the following functions summarize the handling of virtual addresses and the access of physical memory. The size of the data item to be loaded or stored is passed in the *AccessLength* field. The valid constant names and values are shown in [Table 2.1](#). The bytes within the addressed unit of memory (word for 32-bit processors or doubleword for 64-bit processors) that are used can be determined directly from the *AccessLength* and the two or three low-order bits of the address.

AddressTranslation

The AddressTranslation function translates a virtual address to a physical address and its cacheability and coherency attribute, describing the mechanism used to resolve the memory reference.

Given the virtual address *vAddr*, and whether the reference is to Instructions or Data (*IorD*), find the corresponding physical address (*pAddr*) and the cacheability and coherency attribute (*CCA*) used to resolve the reference. If the virtual address is in one of the unmapped address spaces, the physical address and *CCA* are determined directly by the virtual address. If the virtual address is in one of the mapped address spaces then the TLB or fixed mapping MMU determines the physical address and access type; if the required translation is not present in the TLB or the desired access is not permitted, the function fails and an exception is taken.

Figure 2.16 AddressTranslation Pseudocode Function

```

(pAddr, CCA) ← AddressTranslation (vAddr, IorD, LorS)

  /* pAddr: physical address */
  /* CCA:   Cacheability&Coherency Attribute, the method used to access caches */

```

```

/*          and memory and resolve the reference */

/* vAddr: virtual address */
/* IorD:  Indicates whether access is for INSTRUCTION or DATA */
/* LorS:  Indicates whether access is for LOAD or STORE */

/* See the address translation description for the appropriate MMU */
/* type in Volume III of this book for the exact translation mechanism */

endfunction AddressTranslation

```

LoadMemory

The LoadMemory function loads a value from memory.

This action uses cache and main memory as specified in both the Cacheability and Coherency Attribute (CCA) and the access (*IorD*) to find the contents of *AccessLength* memory bytes, starting at physical location *pAddr*. The data is returned in a fixed-width naturally aligned memory element (*MemElem*). The low-order 2 (or 3) bits of the address and the *AccessLength* indicate which of the bytes within *MemElem* need to be passed to the processor. If the memory access type of the reference is *uncached*, only the referenced bytes are read from memory and marked as valid within the memory element. If the access type is *cached* but the data is not present in cache, an implementation-specific *size* and *alignment* block of memory is read and loaded into the cache to satisfy a load reference. At a minimum, this block is the entire memory element.

Figure 2.17 LoadMemory Pseudocode Function

```

MemElem ← LoadMemory (CCA, AccessLength, pAddr, vAddr, IorD)

/* MemElem:  Data is returned in a fixed width with a natural alignment. The */
/*           width is the same size as the CPU general-purpose register, */
/*           32 or 64 bits, aligned on a 32- or 64-bit boundary, */
/*           respectively. */
/* CCA:      Cacheability&CoherencyAttribute=method used to access caches */
/*           and memory and resolve the reference */

/* AccessLength: Length, in bytes, of access */
/* pAddr:      physical address */
/* vAddr:      virtual address */
/* IorD:      Indicates whether access is for Instructions or Data */

endfunction LoadMemory

```

StoreMemory

The StoreMemory function stores a value to memory.

The specified data is stored into the physical location *pAddr* using the memory hierarchy (data caches and main memory) as specified by the Cacheability and Coherency Attribute (CCA). The *MemElem* contains the data for an aligned, fixed-width memory element (a word for 32-bit processors, a doubleword for 64-bit processors), though only the bytes that are actually stored to memory need be valid. The low-order two (or three) bits of *pAddr* and the *AccessLength* field indicate which of the bytes within the *MemElem* data should be stored; only these bytes in memory will actually be changed.

Figure 2.18 StoreMemory Pseudocode Function

```

StoreMemory (CCA, AccessLength, MemElem, pAddr, vAddr)

```

```

/* CCA:      Cacheability&Coherency Attribute, the method used to access */
/*           caches and memory and resolve the reference. */
/* AccessLength: Length, in bytes, of access */
/* MemElem:  Data in the width and alignment of a memory element. */
/*           The width is the same size as the CPU general */
/*           purpose register, either 4 or 8 bytes, */
/*           aligned on a 4- or 8-byte boundary. For a */
/*           partial-memory-element store, only the bytes that will be */
/*           stored must be valid. */
/* pAddr:    physical address */
/* vAddr:    virtual address */

```

```
endfunction StoreMemory
```

Prefetch

The Prefetch function prefetches data from memory.

Prefetch is an advisory instruction for which an implementation-specific action is taken. The action taken may increase performance but must not change the meaning of the program or alter architecturally visible state.

Figure 2.19 Prefetch Pseudocode Function

```
Prefetch (CCA, pAddr, vAddr, DATA, hint)
```

```

/* CCA:      Cacheability&Coherency Attribute, the method used to access */
/*           caches and memory and resolve the reference. */
/* pAddr:    physical address */
/* vAddr:    virtual address */
/* DATA:    Indicates that access is for DATA */
/* hint:     hint that indicates the possible use of the data */

```

```
endfunction Prefetch
```

Table 2.1 lists the data access lengths and their labels for loads and stores.

Table 2.1 AccessLength Specifications for Loads/Stores

AccessLength Name	Value	Meaning
DOUBLEWORD	7	8 bytes (64 bits)
SEPTIBYTE	6	7 bytes (56 bits)
SEXTIBYTE	5	6 bytes (48 bits)
QUINTIBYTE	4	5 bytes (40 bits)
WORD	3	4 bytes (32 bits)
TRIPLEBYTE	2	3 bytes (24 bits)
HALFWORD	1	2 bytes (16 bits)
BYTE	0	1 byte (8 bits)

SyncOperation

The SyncOperation function orders loads and stores to synchronize shared memory.

This action makes the effects of the synchronizable loads and stores indicated by *stype* occur in the same order for all processors.

Figure 2.20 SyncOperation Pseudocode Function

```
SyncOperation(stype)

    /* stype: Type of load/store ordering to perform. */

    /* Perform implementation-dependent operation to complete the */
    /* required synchronization operation */

endfunction SyncOperation
```

2.2.2.3 Floating Point Functions

The pseudocode shown in below specifies how the unformatted contents loaded or moved to CP1 registers are interpreted to form a formatted value. If an FPR contains a value in some format, rather than unformatted contents from a load (uninterpreted), it is valid to interpret the value in that format (but not to interpret it in a different format).

ValueFPR

The ValueFPR function returns a formatted value from the floating point registers.

Figure 2.21 ValueFPR Pseudocode Function

```
value ← ValueFPR(fpr, fmt)

    /* value: The formatted value from the FPR */

    /* fpr:   The FPR number */
    /* fmt:   The format of the data, one of: */
    /*        S, D, W, L, PS, */
    /*        OB, QH, */
    /*        UNINTERPRETED_WORD, */
    /*        UNINTERPRETED_DOUBLEWORD */
    /* The UNINTERPRETED values are used to indicate that the datatype */
    /* is not known as, for example, in SWC1 and SDC1 */

case fmt of
    S, W, UNINTERPRETED_WORD:
        valueFPR ← UNPREDICTABLE32 || FPR[fpr]31..0

    D, UNINTERPRETED_DOUBLEWORD:
        if (FP32RegistersMode = 0)
            if (fpr0 ≠ 0) then
                valueFPR ← UNPREDICTABLE
            else
                valueFPR ← FPR[fpr+1]31..0 || FPR[fpr]31..0
            endif
        else
            valueFPR ← FPR[fpr]
        endif

    L, PS, OB, QH:
        if (FP32RegistersMode = 0) then
            valueFPR ← UNPREDICTABLE
```

```

        else
            valueFPR ← FPR[fpr]
        endif

    DEFAULT:
        valueFPR ← UNPREDICTABLE

endcase
endfunction ValueFPR

```

The pseudocode shown below specifies the way a binary encoding representing a formatted value is stored into CP1 registers by a computational or move operation. This binary representation is visible to store or move-from instructions. Once an FPR receives a value from the StoreFPR(), it is not valid to interpret the value with ValueFPR() in a different format.

StoreFPR

Figure 2.22 StoreFPR Pseudocode Function

```

StoreFPR (fpr, fmt, value)

/* fpr:   The FPR number */
/* fmt:   The format of the data, one of: */
/*        S, D, W, L, PS, */
/*        OB, QH, */
/*        UNINTERPRETED_WORD, */
/*        UNINTERPRETED_DOUBLEWORD */
/* value: The formatted value to be stored into the FPR */

/* The UNINTERPRETED values are used to indicate that the datatype */
/* is not known as, for example, in LWC1 and LDC1 */

case fmt of
    S, W, UNINTERPRETED_WORD:
        FPR[fpr] ← UNPREDICTABLE32 || value31..0

    D, UNINTERPRETED_DOUBLEWORD:
        if (FP32RegistersMode = 0)
            if (fpr0 ≠ 0) then
                UNPREDICTABLE
            else
                FPR[fpr] ← UNPREDICTABLE32 || value31..0
                FPR[fpr+1] ← UNPREDICTABLE32 || value63..32
            endif
        else
            FPR[fpr] ← value
        endif

    L, PS, OB, QH:
        if (FP32RegistersMode = 0) then
            UNPREDICTABLE
        else
            FPR[fpr] ← value
        endif

endcase

```

```
endfunction StoreFPR
```

The pseudocode shown below checks for an enabled floating point exception and conditionally signals the exception.

CheckFPEException

Figure 2.23 CheckFPEException Pseudocode Function

```
CheckFPEException()

/* A floating point exception is signaled if the E bit of the Cause field is a 1 */
/* (Unimplemented Operations have no enable) or if any bit in the Cause field */
/* and the corresponding bit in the Enable field are both 1 */

    if ( (FCSR17 = 1) or
        ((FCSR16..12 and FCSR11..7) ≠ 0) ) then
        SignalException(FloatingPointException)
    endif

endfunction CheckFPEException
```

FPConditionCode

The FPConditionCode function returns the value of a specific floating point condition code.

Figure 2.24 FPConditionCode Pseudocode Function

```
tf ← FPConditionCode(cc)

/* tf: The value of the specified condition code */

/* cc: The Condition code number in the range 0..7 */

if cc = 0 then
    FPConditionCode ← FCSR23
else
    FPConditionCode ← FCSR24+cc
endif

endfunction FPConditionCode
```

SetFPConditionCode

The SetFPConditionCode function writes a new value to a specific floating point condition code.

Figure 2.25 SetFPConditionCode Pseudocode Function

```
SetFPConditionCode(cc, tf)
    if cc = 0 then
        FCSR ← FCSR31..24 || tf || FCSR22..0
    else
        FCSR ← FCSR31..25+cc || tf || FCSR23+cc..0
    endif

endfunction SetFPConditionCode
```

2.2.2.4 Miscellaneous Functions

This section lists miscellaneous functions not covered in previous sections.

SignalException

The SignalException function signals an exception condition.

This action results in an exception that aborts the instruction. The instruction operation pseudocode never sees a return from this function call.

Figure 2.26 SignalException Pseudocode Function

```
SignalException(Exception, argument)

/* Exception:    The exception condition that exists. */
/* argument:     A exception-dependent argument, if any */

endfunction SignalException
```

SignalDebugBreakpointException

The SignalDebugBreakpointException function signals a condition that causes entry into Debug Mode from non-Debug Mode.

This action results in an exception that aborts the instruction. The instruction operation pseudocode never sees a return from this function call.

Figure 2.27 SignalDebugBreakpointException Pseudocode Function

```
SignalDebugBreakpointException()

endfunction SignalDebugBreakpointException
```

SignalDebugModeBreakpointException

The SignalDebugModeBreakpointException function signals a condition that causes entry into Debug Mode from Debug Mode (i.e., an exception generated while already running in Debug Mode).

This action results in an exception that aborts the instruction. The instruction operation pseudocode never sees a return from this function call.

Figure 2.28 SignalDebugModeBreakpointException Pseudocode Function

```
SignalDebugModeBreakpointException()

endfunction SignalDebugModeBreakpointException
```

NullifyCurrentInstruction

The NullifyCurrentInstruction function nullifies the current instruction.

The instruction is aborted, inhibiting not only the functional effect of the instruction, but also inhibiting all exceptions detected during fetch, decode, or execution of the instruction in question. For branch-likely instructions, nullification kills the instruction in the delay slot of the branch likely instruction.

Figure 2.29 NullifyCurrentInstruction PseudoCode Function

```

NullifyCurrentInstruction()

endfunction NullifyCurrentInstruction

```

JumpDelaySlot

The JumpDelaySlot function is used in the pseudocode for the PC-relative instructions in the MIPS16e ASE. The function returns TRUE if the instruction at *vAddr* is executed in a jump delay slot. A jump delay slot always immediately follows a JR, JAL, JALR, or JALX instruction.

Figure 2.30 JumpDelaySlot Pseudocode Function

```

JumpDelaySlot(vAddr)

/* vAddr:Virtual address */

endfunction JumpDelaySlot

```

NotWordValue

The NotWordValue function returns a boolean value that determines whether the 64-bit value contains a valid word (32-bit) value. Such a value has bits 63..32 equal to bit 31.

Figure 2.31 NotWordValue Pseudocode Function

```

result ← NotWordValue(value)

/* result:    True if the value is not a correct sign-extended word value; */
/*           False otherwise */

/* value:     A 64-bit register value to be checked */

NotWordValue ← value63..32 ≠ (value31)32

endfunction NotWordValue

```

PolyMult

The PolyMult function multiplies two binary polynomial coefficients.

Figure 2.32 PolyMult Pseudocode Function

```

PolyMult(x, y)
  temp ← 0
  for i in 0 .. 31
    if xi = 1 then
      temp ← temp xor (y(31-i)..0 || 0i)
    endif
  endfor

  PolyMult ← temp

endfunction PolyMult

```

2.3 Op and Function Subfield Notation

In some instructions, the instruction subfields *op* and *function* can have constant 5- or 6-bit values. When reference is made to these instructions, uppercase mnemonics are used. For instance, in the floating point ADD instruction, *op*=COP1 and *function*=ADD. In other cases, a single field has both fixed and variable subfields, so the name contains both upper- and lowercase characters.

2.4 FPU Instructions

In the detailed description of each FPU instruction, all variable subfields in an instruction format (such as *fs*, *ft*, *immediate*, and so on) are shown in lowercase. The instruction name (such as ADD, SUB, and so on) is shown in uppercase.

For the sake of clarity, an alias is sometimes used for a variable subfield in the formats of specific instructions. For example, *rs=base* in the format for load and store instructions. Such an alias is always lowercase since it refers to a variable subfield.

Bit encodings for mnemonics are given in Volume I, in the chapters describing the CPU, FPU, MDMX, and MIPS16e instructions.

See “[Op and Function Subfield Notation](#)” on page 36 for a description of the *op* and *function* subfields.

The MIPS® DSP Application Specific Extension to the MIPS64® Architecture

3.1 Base Architecture Requirements

The MIPS DSP ASE requires the following base architecture support:

- **MIPS32 Release 2 or MIPS64 Release 2 Architecture:** The MIPS DSP ASE requires a compliant implementation of the MIPS32 Release 2 or MIPS64 Release 2 Architecture.
- The DoubleWord, Paired Word, Quad Halfword and Octal Byte data formats requires the 64-bit Architecture.

The MIPS DSP ASE Rev2 requires the following base architecture support:

- **MIPS DSP ASE**
- **MIPS32 Release 2 or MIPS64 Release 2 Architecture**
- The DoubleWord, Paired Word, Quad Halfword and Octal Byte data formats requires the 64-bit Architecture.

3.2 Software Detection of the ASE

Software may determine if the MIPS DSP ASE is implemented by checking the state of the DSPP (DSP Present) bit, which is bit 10 in the *config3* CP0 register.

Software may determine if the MIPS DSP ASE Rev 2 is implemented by checking the state of the DSP2P (DSP Rev2 Present) bit, which is bit 11 in the *config3* CP0 register. Note that compliant MIPS DSP ASE Rev2 implementations must set both DSPP and DSP2P bits.

Both the DSPP and DSP2P bits are fixed by the hardware implementation and are read-only for software.

3.3 Compliance and Subsetting

There are no instruction subsets of the MIPS DSP ASE—all DSP ASE instructions and state must be implemented.

Similarly, there are no instruction subsets of the MIPS DSP ASE Rev 2—all DSP ASE Rev2 instructions and state must be implemented.

3.4 Introduction to the MIPS® DSP ASE and MIPS® DSP ASE Rev2

This document contains a complete specification of the MIPS® DSP Application Specific Extension (ASE) and MIPS DSP ASE Rev2, which are extensions to the MIPS64® architecture. (In this document, statements about MIPS

DSP ASE include MIPS DSP ASE Rev2, except where noted.) The table entries in [Chapter 4, “MIPS® DSP ASE Instruction Summary” on page 49](#) contain notations which flag the Rev2 instructions; this information is also available in the per instruction pages. The extensions comprises new integer instructions and new state that includes new HI-LO accumulator pairs and a *DSPControl* register. The MIPS DSP ASE can be included in either a MIPS32 or MIPS64 architecture implementation. The ASE has been designed to benefit a wide range of DSP, multimedia, and DSP-like algorithms. The performance increase from these extensions can be used to integrate DSP-like functionality into MIPS cores used in a SOC (System on Chip), potentially reducing overall system cost. The ASE includes many of the typical features found in other integer-based DSP extensions, for example, support for operations on fractional data types and register SIMD (Single Instruction Multiple Data) operations such as add, subtract, multiply, shift, etc. In addition, the extensions includes some key features that efficiently address specific problems often encountered in DSP applications. These include, for example, support for complex multiplication, variable bit insertion and extraction, and the implementation and use of virtual circular buffers.

This chapter contains a basic overview of the principles behind DSP application processing and the data types and structures needed to efficiently process such applications. [Chapter 4, “MIPS® DSP ASE Instruction Summary” on page 49](#), contains a list of all the instructions in the MIPS DSP ASE and MIPS DSP ASE Rev2, arranged by function type. [Chapter 5, “Instruction Encoding” on page 79](#), describes the position of the new instructions in the MIPS instruction opcode map. The rest of the specification contains a complete list of all the instructions that comprise the MIPS DSP ASE and MIPS DSP ASE Rev2, and serves as a quick reference guide to all the instructions. Finally, various Appendix chapters describe how to implement and use the DSP ASE instructions in some common algorithms and inner loops.

3.5 DSP Applications and their Requirements

The MIPS DSP ASE has been designed specifically to improve the performance of a set of DSP and DSP-like applications. [Table 3.1](#) shows these application areas sorted by the size of the data operands typically preferred by that application for internal computations. For example, raw audio data is usually signed 16-bit, but 32-bit internal calculations are often necessary for high quality audio. (Typically, an internal precision of about 28 bits may be all that is required which can be achieved using a fractional data type of the appropriate width.) There is some cross-over in some cases, which are not explicitly listed here. For example, some hand-held consumer devices may use lower precision internal arithmetic for audio processing, that is, 16-bit internal data formats may be sufficient for the quality required for hand-held devices.

Table 3.1 Data Size of DSP Applications

In/Out Data Size	Internal Data Size	Applications
8 bits	8/16 bits	- Printer image processing. - Still JPEG processing. - Moving video processing
16 bits	16 bits	- Voice Processing. For example, G.723.1, G.729, G.726, echo cancellation, noise cancellation, channel equalization, etc. - Soft modem processing. For example V.92. - General DSP processing. For example, filters, correlation, convolution, etc.
16/24 bits	32 bits	Audio decoding and encoding. For example, MP3, AAC, SRS TruSurround, Dolby Digital Decoder, Pro Logic II, etc.

3.6 Fixed-Point Data Types

Typical implementations of DSP algorithms use fractional fixed-point arithmetic, for reasons of size, cost, and power efficiency. Unlike floating-point arithmetic, fractional fixed-point arithmetic assumes that the position of the decimal

point is fixed with respect to the bits representing the fractional value in the operand. To understand this type of arithmetic further, please consult DSP textbooks or other references that are easily available on the internet.

Fractional fixed-point data types are often referred to using Q format notation. The general form for this notation is $Qm.n$, where Q designates that the data is in fractional fixed-point format, m is the number of bits used to designate the two's complement integer portion of the number, and n is the number of bits used to designate the two's complement fractional part of the number. Because the two's complement number is signed, the number of bits required to express a number is $m+n+1$, where the additional bit is required to denote the sign. In typical usage, it is very common for m to be zero. That is, only fractional bits are represented. In this case, a Q notation of the form $Q0.n$ is abbreviated to Qn .

For example, a 32-bit word can be used to represent data in Q31 format, which implies one (left-most) sign bit followed by the binary point and then 31 bits representing the fractional data value. The interpretation of the 32 bits of the Q31 representation is shown in Table 3.2. Negative values are represented using the two's-complement of the equivalent positive value. This format can represent numbers in the range of -1.0 to +0.999999999.... Similarly a 16-bit halfword can be used to represent data in Q15 format, which implies one sign bit followed by 15 fractional bits that represent a value between -1.0 and +0.9999....

Table 3.2 The Value of a Fixed-Point Q31 Number

+	2^{-1}	2^{-2}	2^{-3}	2^{-4}	2^{-5}	2^{-6}	2^{-7}	2^{-8}	2^{-9}	2^{-10}	2^{-11}	2^{-12}	2^{-13}	2^{-14}	2^{-15}	2^{-16}	2^{-17}	2^{-18}	2^{-19}	2^{-20}	2^{-21}	2^{-22}	2^{-23}	2^{-24}	2^{-25}	2^{-26}	2^{-27}	2^{-28}	2^{-29}	2^{-30}	2^{-31}
-																															

Table 3.3 shows the limits of the Q15 and the Q31 representations. Note that the value -1.0 can be represented exactly, but the value +1.0 cannot. For practical purposes, 0x7FFFFFFF is used to represent 1.0 inexactly. Thus, the multiplication of two values where both are -1 will result in an overflow since there is no representation for +1 in fixed-point format. Saturating instructions must check for this case and prevent the overflow by clamping the result to the maximal representable value. Instructions in the MIPS DSP ASE that operate on fractional data types include a “Q” in the instruction mnemonic; the assumed size of the instruction operands is detailed in the instruction description.

Table 3.3 The Limits of Q15 and Q31 Representations

Fixed-Point Representation	Definition	Hexadecimal Representation	Decimal Equivalent
Q15 minimum	$-2^{15}/2^{15}$	0x8000	-1.0
Q15 maximum	$(2^{15}-1)/2^{15}$	0x7FFF	0.999969482421875
Q31 minimum	$-2^{31}/2^{31}$	0x80000000	-1.0
Q31 maximum	$(2^{31}-1)/2^{31}$	0x7FFFFFFF	0.9999999995343387126922607421875

Given a fixed-point representation, we can compute the corresponding decimal value by using bit weights per position as shown in Figure 3.1 for a hypothetical Q7 format number representation with 8 total bits.

DSP applications often, but not always, prefer to saturate the result after an arithmetic operation that causes an overflow or underflow. For operations on signed values, saturation clamps the result to the smallest negative or largest positive value in the case of underflow and overflow, respectively. For operations on unsigned values, saturation clamps the result to either zero or the maximum positive value.

Figure 3.1 Computing the Value of a Fixed-Point (Q7) Number

bit weights	-2^0	2^{-1}	2^{-2}	2^{-3}	2^{-4}	2^{-5}	2^{-6}	2^{-7}
Example binary value	0	1	1	0	0	1	0	0
decimal value is	$2^{-1} + 2^{-2} + 2^{-5}$ $= 0.5 + 0.25 + 0.03125$ $= 0.78125$							
Example binary value	0	0	1	1	0	0	0	0
decimal value is	$2^{-2} + 2^{-3}$ $= 0.25 + 0.125$ $= 0.375$							
maximum positive value								
Example binary value	0	1	1	1	1	1	1	1
decimal value is	$2^{-1} + 2^{-2} + 2^{-3} + 2^{-4}$ $+ 2^{-5} + 2^{-6} + 2^{-7}$ $= 0.5 + 0.25 + 0.125 + 0.0625$ $+ 0.03125 + 0.01562 + 0.00781$ $= 0.99218$							
Example binary value	1	0	1	0	1	0	0	0
decimal value is	$-2^0 + 2^{-2} + 2^{-4}$ $= -1.0 + 0.25 + 0.0625$ $= -0.6875$							
maximum negative value								
Example binary value	1	0	0	0	0	0	0	0
decimal value is	-2^0 $= -1.0$							

3.7 Saturating Math

Many of the MIPS DSP ASE arithmetic instructions provide optional saturation of the results, as detailed in each instructions description.

Saturation of fixed-point addition, subtraction, or shift operations that result in an underflow or overflow requires clamping the result value to the closest available fixed-point value representable in the given number of result bits. For operations on unsigned values, underflow is clamped to zero, and overflow to the largest positive fixed-point value. For operations on signed values, underflow is clamped to the minimum negative fixed-point value and overflow to the maximum positive value.

Saturation of fractional fixed-point multiplication operations clamps the result to the maximum representable fixed-point value when both input multiplicands are equal to the minimum negative value of -1.0, which is independent of the Q format used.

3.8 Conventions Used in the Instruction Mnemonics

MIPS DSP ASE instructions with a **Q** in the mnemonic assume the input operands to be in fractional fixed-point format. Multiplication instructions that operate on fractional fixed-point data will not produce correct results when used with integer fixed-point data. However, addition and subtraction instructions will work correctly with either fractional fixed-point or signed integer fixed-point data.

Instructions that use unsigned data are indicated with the letter **U**. This letter appears after the letter **Q** for fractional in the instruction mnemonic. For example, the **ADDQU** instruction performs an unsigned addition of fractional data. In the MIPS base instruction set, the overflow trap distinguishes signed and unsigned arithmetic instructions. In the MIPS DSP ASE, the results of saturation distinguish signed and unsigned arithmetic instructions.

Some instructions provide optional rounding up, saturation, or rounding up and saturation of the result(s). These instructions use one of the modifiers **_RS**, **_R**, **_S**, or **_SA** in their mnemonic. For example, **MULQ_RS** is a multiply instruction (**MUL**) where the result is the same size as the input operands (indicated by the absence of **E** for expanded result in the mnemonic) that assumes fractional (**Q**) input data operands, and where the result is rounded up and saturated (**_RS**) before writing the result in the destination register. (For fractional multiplication, saturation clamps the result to the maximum positive representable value if both multiplicands are equal to -1.0.) Several multiply-accumulate (dot product) instructions use a variant of the saturation flag, **_SA**, indicating that the accumulated value is saturated in addition to the regular fractional multiplication saturation check.

The MIPS DSP ASE instructions provide support for single-instruction, multiple data (SIMD) operations where a single instruction can invoke multiple operation on multiple data operands. As noted previously, DSP applications typically use data types that are 8, 16, or 32 bits wide. In the MIPS32 architecture a general-purpose register (GPR) is 32 bits wide, and in the MIPS64 architecture, 64 bits wide. Thus, each GPR can be used to hold one or more operands of each size. For example, a 64-bit GPR can store eight 8-bit operands, a 32-bit GPR can store two 16-bit operands, and so on. A GPR containing multiple data operands is referred to as a *vector*.

MIPS64 implementations of the MIPS DSP ASE support four basic formats for data operands: signed 64 bit, signed 32 bit, signed 16 bit, and unsigned 8 bit. The latter format is motivated by the fact that video applications typically operate on unsigned 8-bit data. The instruction mnemonics indicate the supported data types as follows:

- **L** = “Doubleword”, 1×64 -bit
- **PW** = “Paired Word”, 2×32 -bit. See [Figure 3.2](#).
- **W** = “Word”, 1×32 -bit
- **QH** = “Quad Halfword”, 4×16 -bit. See [Figure 3.3](#).
- **PH** = “Paired Halfword”, 2×16 -bit. See [Figure 3.4](#).
- **OB** = “Octal Byte”, 8×8 -bit. See [Figure 3.5](#).
- **QB** = “Quad Byte”, 4×8 -bit. See [Figure 3.6](#).

In MIPS64 architecture implementations, data of type word, paired halfword, and quad byte is stored in the 32 least-significant bits of the GPR to maintain compatibility with applications developed for the MIPS32 architecture. The sign of the left-most data element is sign-extended into the 32 most-significant bits of the GPR.

Figure 3.2 A Paired-Word (PW) Representation in a GPR for a MIPS64 Architecture




Figure 3.3 A Quad Halfword (QH) Representation in a GPR for a MIPS64 Architecture




Figure 3.4 A Paired-Half (PH) Representation in a GPR for the MIPS32 Architecture




Figure 3.5 An Octal Byte (OB) Representation in a GPR for a MIPS64 Architecture






Figure 3.6 A Quad-Byte (QB) Representation in a GPR for the MIPS32 Architecture



For example, **MULQ_RS.PH rd, rs, rt** refers to the multiply instruction (**MUL**) that multiplies two vector elements of type fractional (**Q**) 16 bit (Halfword) data (**PH**) with rounding and saturation (**_RS**). Each source register supplies two data elements and the two results are written into the destination register in the corresponding vector position as shown in Figure 3.7.

When an instruction shows two format types, then the first is the output size and the second is the input size. For example, **PREC_RQ.PH.W** is the (fractional) precision reduction instruction that creates a **PH** output format and uses **W** format as input from the two source registers. When the instruction only shows one format then this implies the same source and destination format.

Figure 3.7 Operation of MULQ_RS.PH rd, rs, rt



3.9 Effect of Endian-ness on Register SIMD Data

The order of data in memory and therefore in the register has a direct impact on the algorithm being executed. To reduce the effort required by the programmer and the development tools to take endian-ness into account, many of the instructions operate on pre-defined bits of a given register. The assembler can be used to map the endian-agnostic names to the actual instructions based on the endian-ness of the processor during the compilation and assembling of the instructions.

When a SIMD vector is loaded into a register or stored back to memory from a register, the endian-ness of the processor and memory has an impact on the view of the data. For example, consider a vector of eight byte values aligned in memory on a 64-bit boundary and loaded into a 64-bit register using the load double instruction: the order of the eight byte values within the register depends on the processor endian-ness. In a big-endian processor, the byte value stored

at the lowest memory address is loaded into the left-most (most-significant) 8 bits of the 64-bit register. In a little-endian processor, the same byte value is loaded into the right-most (least-significant) 8 bits of the register.

In general, if the byte elements are numbered 0-7 according to their order in memory, in a big-endian configuration, element 0 is at the most-significant end and element 7 is at the least-significant end. In a little-endian configuration, the order is reversed. This effect applies to all the sizes of data when they are in SIMD format.

To avoid dealing with the endian-ness issue directly, the instructions in the DSP ASE simply refer to the left and right elements of the register when it is required to specify a subset of the elements. This issue can quite easily be dealt with in the assembler or user code using suitably defined mnemonics that use the appropriate instruction for a given endian-ness of the processor. A description of how to do this is specified in [Appendix C](#).

3.10 Additional Register State for the DSP ASE

The MIPS DSP ASE adds four new registers. The operating system is required to recognize the presence of the MIPS DSP ASE and to include these additional registers in context save and restore operations.

- Three additional *HI-LO* registers to create a total of four accumulator registers. Many common DSP computations involve accumulation, e.g., convolution. MIPS DSP ASE instructions that target the accumulators use two bits to specify the destination accumulator, with the zero value referring to the original accumulator of the MIPS architecture.
- A new control register, *DSPControl*, is used to hold extra state bits needed for efficient support of the new instructions. [Figure 3.8](#) illustrates the bits in this register. [Table 3.4](#) describes the use of the various bits and the instructions that refer to the fields. [Table 3.5](#) lists the instructions that affect the *DSPControl* register *ouflag* field.

Figure 3.8 MIPS® DSP ASE Control Register (DSPControl) Format




Table 3.4 MIPS® DSP ASE Control Register (DSPControl) Field Descriptions

Fields		Description	Read / Write	Reset State	Compliance
Name	Bits				
ccond	31:24	Condition code bits set by vector comparison instructions and used as source selectors by PICK instructions. The vector element size determines the number of bits set by a comparison (1, 2, 4, or 8); bits not set are UNPRE-DICTABLE after the comparison.	R/W	0	Required
ouflag	23:16	Overflow/underflow indication bits set when the result(s) of specific instructions (listed in Table 3.5) caused, or, if optional saturation has been used, would have caused overflow or underflow.	R/W	0	Required

Table 3.4 MIPS® DSP ASE Control Register (DSPControl) Field Descriptions

Fields		Description	Read / Write	Reset State	Compliance
Name	Bits				
EFI	14	Extract Fail Indicator. This bit is set to 1 when one of the extraction instructions (EXTP, EXTPV, EXTPDP, or EXTPDPV) fails. Failure occurs when there are insufficient bits to extract, i.e., when the value of the <i>pos</i> field in the <i>DSPControl</i> register is less than the <i>size</i> argument specified in the instruction. This bit is not sticky—the bit is set or reset after each extraction operation.	R/W	0	Required
c	13	Carry bit set and used by a special add instruction used to implement a 64-bit addition across two GPRs in a MIPS32 implementation, or a 128-bit add in a MIPS64 architecture. Instruction ADDSC sets the bit and instruction ADDWC uses this bit.	R/W	0	Required
scount	12:7	This field is used by the INSV and DINSV instructions to specify the size of the bit field to be inserted.	R/W	0	Required
pos	6:0	This field is used by the variable insert instruction INSV and DINSV to specify the position to insert bits. It is also used to indicate the extract position for the EXTP, EXTPV, EXTPDP, EXTPDPV, DEXT, DEXPPV, DEXT-PDP, and DEXTDPDV instructions. The <i>decrement pos</i> (DP) variants of these instructions decrement the value of the <i>pos</i> field by the amount <i>size</i> +1 after the extraction completes successfully. The MTHLIP and DMTHLIP instructions increment the value of <i>pos</i> by 32 or 64 respectively, after copying the value of LO to HI.	R/W	0	Required
0	15	Must be written as zero; returns zero on read.	0	0	Reserved

The bits of the overflow flag (*ouflag*) field in the *DSPControl* register are set by a number of instructions. These bits are sticky and can be reset only by an explicit write to these bits in the register (using the **WRDSP** instruction). The table below shows which bits can be set by which instructions and under what conditions.

Table 3.5 Instructions that set the ouflag bits in DSPControl

Bit Number	Instructions That Set This Bit
16	Instructions that set this bit when the destination is accumulator (<i>HI-LO</i> pair) zero and an operation overflow or underflow occurs are: DPAQ_S, DPAQ_SA, DPSQ_S, DPSQ_SA, MAQ_S, MAQ_SA, and MULSAQ_S, DPAQX_S, DPAQX_SA, DPSQX_S, DPSQX_SA.
17	Instructions as above, when the destination is accumulator (<i>HI-LO</i> pair) one.
18	Instructions as above, when the destination is accumulator (<i>HI-LO</i> pair) two.

Table 3.5 Instructions that set the ouflag bits in DSPControl

Bit Number	Instructions That Set This Bit
19	Instructions as above, when the destination is accumulator (<i>HI-LO</i> pair) three.
20	Instructions that on an overflow/underflow will set this bit are: ABSQ_S, ADDQ, ADDQ_S, ADDU, ADDU_S, ADDWC, SUBQ, SUBQ_S, SUBU, and SUBU_S.
21	Instructions that on an overflow/underflow will set this bit are: MUL, MUL_S, MULEQ_S, MULEU_S, MULQ_RS, and MULQ_S.
22	Instructions that on an overflow/underflow will set this bit are: PRECRQ_RS, PRECRQU_RS, SHLL, SHLL_S, SHLLV, and SHLLV_S.
23	Instructions that on an overflow/underflow will set this bit are: EXTR, EXTR_S, EXTR_RS, EXTRV, EXTRV_RS

3.11 Software Detection of the DSP ASE and DSP ASE Rev 2

Bit 10 in the *config3* CP0 register, “DSP Present” (DSPP), is used to indicate the presence of the MIPS DSP ASE in the current implementation, and bit 11, “DSP Rev2 Present,” (DSP2P), the presence of the MIPS DSP ASE Rev 2, as shown in [Figure 3.9](#). Note that valid MIPS DSP ASE Rev 2 implementations set both DSPP and DSP2P bits: the condition of bit 11 set and bit 10 unset is invalid. Software may check the DSPP and DSP2P bits of the *config3* CP0 register to check whether this processor has implemented either the MIPS DSP ASE or MIPS DSP ASE Rev 2. When bit 10 is not set, an attempt to execute MIPS DSP ASE instructions must cause a Reserved Instruction Exception. Similarly, when bit 11 is not set, an attempt to execute MIPS DSP ASE Rev 2 instructions must cause a Reserved Instruction Exception. Both the DSPP and DSP2P bits are fixed by the hardware implementation and are read-only for software.

Figure 3.9 Config3 Register Format

31 30											11	10	9	8	7	6	5	4	3	2	1	0
M	0 000 0000 0000 0000 0000 0000										DSP2P	DSPP	0	LPA	VEIC	VInt	SP	0	MT	SM	TL	

The “DSP ASE Enable” (DSPEn) bit—the MX bit, bit 24 in the CP0 *Status* register as shown in [Figure 3.10](#)—is used to enable access to the extra instructions defined by the MIPS DSP ASE as well as enabling four modified move instructions (MTLO/HI and MFLO/HI) that provide access to the three additional accumulators *ac1*, *ac2*, and *ac3*. Executing a MIPS DSP ASE instruction or one of the four modified move instructions when DSPEn is set to zero causes a DSP State Disabled Exception and results in exception code 26 in the CP0 *Cause* register. This allows the OS to do lazy context-switching. [Table 3.6](#) shows the *Cause* Register exception code fields. Note that the MX bit of the CP0 *Status* register is also defined as the MIPS® MDMX ASE access enable bit. This use of the MX bit for MIPS DSP ASE enable is an **and** function if an implementation exists with both the MDMX ASE and the DSP ASE. That is, when the MX bit is set to zero both ASEs are disabled, and when the MX bit is set to one both ASEs are enabled; this implies that OS context switch code must switch the extra state for both ASEs, if they exist.

Figure 3.10 Status Register Format

[illegible]

Table 3.6 Cause Register ExcCode Field

Exception Code Value		Mnemonic	Description
Decimal	Hexadecimal		
26	16#1a	DSPDis	DSP ASE State Disabled Exception

3.12 Exception Table for the DSP ASE and DSP ASE Rev 2

Table 3.7 shows the exceptions caused when a MIPS DSP ASE or MIPS DSP ASE Rev 2 instruction, MTLO/HI or MFLO/HI, or any other instruction such as an CorExtend instruction attempts to access the new DSP ASE state, that is, *ac1*, *ac2*, or *ac3*, or the *DSPControl* register, and all other possible exceptions that relate to the DSP ASE.

Table 3.7 Exception Table for the DSP ASE and DSP ASE Rev 2

<i>Config3</i> _{DSP2P}	<i>Config3</i> _{DSP}	<i>Status</i> _{MX}	Valid DSP ASE Rev 2 Instruction	Valid DSP ASE Instruction	Exception
0	0	×	×	×	Reserved Instruction
0	1	0	×	×	DSP ASE State Disabled
0	1	1	×	no	Reserved Instruction
0	1	1	×	yes	None
1	0	×	×	×	Reserved Instruction
1	1	0	×	×	DSP ASE State Disabled
1	1	1	no	no	Reserved Instruction
1	1	1	yes	yes	None

3.13 DSP ASE Instructions that Read and Write the DSPControl Register

Many MIPS DSP ASE and MIPS DSP ASE Rev 2 instructions read and write the *DSPControl* register, some explicitly and some implicitly. Like other register resource in the architecture, it is the responsibility of the hardware implementation to ensure that appropriate execution dependency barriers are inserted and the pipeline stalled for read-after-write dependencies and other data dependencies that may occur. Table 3.8 lists the MIPS DSP ASE and

MIPS DSP ASE Rev 2 instructions that can read and write the *DSPControl* register and the bits or fields in the register that they read or write.

Table 3.8 Instructions that Read/Write Fields in DSPControl

Instruction	Read/Write	DSPControl Field (Bits)
WRDSP	W	All (31:0)
EXTDP, EXTPDPV, DEXTDP, DEXTDPV, MTHLIP, DMTHLIP	W	pos (6:0)
ADDSC	W	c (13)
EXTP, EXTPV, EXTPDP, EXTPDPV, DEXTP, DEXTPV, DEXTDP, DEXTDPV	W	EFI (14)
See Table 3.5	W	ouflag (23:16)
CMP, CMPU, and CMPGDU variants	W	ccond (31:24)
RDDSP	R	All (31:0)
BPOSGE32, BPOSGE64, EXTP, EXTPV, EXTPDP, EXTPDPV, DEXTP, DEXTPV, DEXTDP, DEXTDPV, INSV, DINSV	R	pos (6:0)
INSV, DINSV	R	scount (12:7)
ADDWC	R	c (13)
PICK variants	R	ccond (31:24)

3.14 Arithmetic Exceptions

Under no circumstances do any of the MIPS DSP ASE or MIPS DSP ASE Rev 2 instructions cause an arithmetic exception. Other exceptions are possible, for example, the indexed load instruction can cause an address exception. The specific exceptions caused by the different instructions are listed in the per-instruction description pages.

MIPS® DSP ASE Instruction Summary

4.1 The MIPS® DSP ASE Instruction Summary

The tables in this chapter list all the instructions in the DSP ASE. For operation details about each instruction, refer to the per-page descriptions. In each table, the column entitled “Writes GPR / ac / *DSPControl*”, indicates the explicit write performed by each instruction. This column indicates the writing of a field in the *DSPControl* register other than the *ouflag* field (which is written by a large number of instructions as a side-effect).

Table 4.1 List of Instructions in MIPS® DSP ASE in Arithmetic Sub-class

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / <i>DSPControl</i>	App	Description
ADDQ.PH rd,rs,rt ADDQ_S.PH rd,rs,rt	Pair Q15	Pair Q15	GPR	VoIP SoftM	Element-wise addition of two vectors of Q15 fractional values, with optional saturation. The sign of the left-most halfword result is extended to the 32 most-significant bits of the destination.
ADDQ.QH rd,rs,rt ADDQ_S.QH rd,rs,rt	Quad Q15	Quad Q15	GPR	VoIP SoftM	Element-wise addition of four Q15 fractional values.
ADDQ_S.W rd,rs,rt	Q31	Q31	GPR	Audio	Add two Q31 fractional values with saturation. The sign of the result is extended into the 32 most-significant bits of the destination.
ADDQ.PW rd,rs,rt ADDQ_S.PW rd,rs,rt	Pair Q31	Pair Q31	GPR	Audio	Element-wise addition of two vectors of Q31 fractional values.
ADDU.QB rd,rs,rt ADDU_S.QB rd,rs,rt	Quad Unsigned Byte	Quad Unsigned Byte	GPR	Video	Element-wise addition of vectors of four unsigned byte values. Results may be optionally saturated to 255. The sign of the left-most unsigned byte result is extended into the 32 most-significant bits of the destination.
ADDUH.QB rd,rs,rt ADDUH_R.QB rd,rs,rt MIPSDSP-R2 ONLY	Quad Unsigned Byte	Quad Unsigned Byte	GPR	Video	Element-wise addition of vectors of four unsigned byte values, halving each result by right-shifting by one bit position. Results may be optionally rounded up in the least-significant bit. The sign of the left-most unsigned byte result is extended into the 32 most-significant bits of the destination.
ADDU.PH rd,rs,rt ADDU_S.PH rd,rs,rt MIPSDSP-R2 ONLY	Pair Unsigned Halfword	Pair Unsigned Halfword	GPR	Video	Element-wise addition of vectors of two unsigned halfword values, with optional saturation on overflow. The sign of the left-most unsigned byte result is extended into the 32 most-significant bits of the destination.

Table 4.1 List of Instructions in MIPS® DSP ASE in Arithmetic Sub-class (Continued)

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	App	Description
ADDQH.PH rd,rs,rt ADDQH_R.PH rd,rs,rt MIPSDSP-R2 ONLY	Pair Signed Halfword	Pair Signed Halfword	GPR	Misc	Element-wise addition of vectors of two signed halfword values, halving each result with right-shifting by one bit position. Results may be optionally rounded up in the least-significant bit. The sign of the left-most signed byte result is extended into the 32 most-significant bits of the destination.
ADDQH.W rd,rs,rt ADDQH_R.W rd,rs,rt MIPSDSP-R2 ONLY	Signed Word	Signed Word	GPR	Misc	Add two signed word values, halving the result with right-shifting by one bit position. Result may be optionally rounded up in the least-significant bit. The sign of the signed byte result is extended into the 32 most-significant bits of the destination.
ADDU.OB rd,rs,rt ADDU_S.OB rd,rs,rt	Oct Unsigned Byte	Oct Unsigned Byte	GPR	Video	Element-wise addition of vectors of unsigned byte values.
ADDUH.OB rd,rs,rt ADDUH_R.OB rd,rs,rt MIPSDSP-R2 ONLY	Octal Unsigned Byte	Octal Unsigned Byte	GPR	Video	Element-wise addition of vectors of eight unsigned byte values, halving each result by right-shifting by one bit position. Results may be optionally rounded up in the least-significant bit.
ADDU.QH rd,rs,rt ADDU_S.QH rd,rs,rt MIPSDSP-R2 ONLY	Quad Unsigned Halfword	Quad Unsigned Halfword	GPR	Video	Element-wise addition of vectors of four unsigned halfword values, with optional saturation on overflow.
SUBQ.PH rd,rs,rt SUBQ_S.PH rd,rs,rt	Pair Q15	Pair Q15	GPR	VoIP	Element-wise subtraction of two vectors of Q15 fractional values, with optional saturation. The sign of the left-most Q15 result is extended into the 32 most-significant bits of the destination.
SUBQ.QH rd,rs,rt SUBQ_S.QH rd,rs,rt	Quad Q15	Quad Q15	GPR	VoIP	Element-wise subtraction of two vectors of Q15 fractional values, with optional saturation.
SUBQ_S.W rd,rs,rt	Q31	Q31	GPR	Audio	Subtraction with Q31 fractional values, with saturation. The sign of the result is extended into the 32 most-significant bits of the destination.
SUBQ.PW rd,rs,rt SUBQ_S.PW rd,rs,rt	Pair Q31	Pair Q31	GPR	Audio	Element-wise subtraction of two vectors of Q31 fractional values, with optional saturation.
SUBU.QB rd,rs,rt SUBU_S.QB rd,rs,rt	Quad Unsigned Byte	Quad Unsigned Byte	GPR	Video	Element-wise subtraction of unsigned byte values, with optional unsigned saturation. The sign of the left-most unsigned byte result is extended into the 32 most-significant bits of the destination.

Table 4.1 List of Instructions in MIPS® DSP ASE in Arithmetic Sub-class (Continued)

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	App	Description
SUBUH.QB rd,rs,rt SUBUH_R.QB rd,rs,rt MIPSDSP-R2 Only	Quad Unsigned Byte	Quad Unsigned Byte	GPR	Video	Element-wise subtraction of unsigned byte values, shifting the results right one bit position (halving). The results may be optionally rounded up by adding 1 to each result at the most-significant discarded bit position before shifting. The sign of the left-most unsigned byte result is extended into the 32 most-significant bits of the destination.
SUBU.PH rd,rs,rt SUBU_S.PH rd,rs,rt MIPSDSP-R2 ONLY	Pair Unsigned Halfword	Pair Unsigned Halfword	GPR	Video	Element-wise subtraction of vectors of two unsigned halfword values, with optional saturation on overflow. The sign of the left-most unsigned byte result is extended into the 32 most-significant bits of the destination.
SUBQH.PH rd,rs,rt SUBQH_R.PH rd,rs,rt MIPSDSP-R2 ONLY	Pair Signed Halfword	Pair Signed Halfword	GPR	Misc	Element-wise subtraction of vectors of two signed halfword values, halving each result with right-shifting by one bit position. Results may be optionally rounded up in the least-significant bit. The sign of the left-most signed byte result is extended into the 32 most-significant bits of the destination.
SUBQH.W rd,rs,rt SUBQH_R.W rd,rs,rt MIPSDSP-R2 ONLY	Signed Word	Signed Word	GPR	Misc	Subtract two signed word values, halving the result with right-shifting by one bit position. Result may be optionally rounded up in the least-significant bit. The sign of the signed byte result is extended into the 32 most-significant bits of the destination.
SUBU.OB rd,rs,rt SUBU_S.OB rd,rs,rt	Oct Unsigned Byte	Oct Unsigned Byte	GPR	Video	Element-wise subtraction of unsigned byte values, with optional unsigned saturation.
SUBUH.OB rd,rs,rt SUBUH_R.OB rd,rs,rt MIPS64DSP-R2 Only	Octal Unsigned Byte	Octal Unsigned Byte	GPR	Video	Element-wise subtraction of unsigned byte values, shifting the results right one bit position (halving). The results may be optionally rounded up by adding 1 to each result at the most-significant discarded bit position before shifting.
SUBU.QH rd,rs,rt SUBU_S.QH rd,rs,rt MIPS64DSP-R2 Only	Octal Unsigned Halfword	Octal Unsigned Halfword	GPR	Video	Element-wise subtraction of unsigned halfword values, with optional unsigned saturation.
ADDSC rd,rs,rt	Signed Word	Signed Word	GPR & <i>DSPControl</i>	Audio	Add two signed words and set the carry bit in the <i>DSPControl</i> register. The sign of the result is extended into the 32 most-significant bits of the destination.
ADDWC rd,rs,rt	Signed Word	Signed Word	GPR	Audio	Add two signed words with the carry bit from the <i>DSPControl</i> register. The sign of the result is extended into the 32 most-significant bits of the destination.

Table 4.1 List of Instructions in MIPS® DSP ASE in Arithmetic Sub-class (Continued)

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	App	Description
MODSUB rd,rs,rt	Signed Word	Signed Word	GPR	Misc	Modulo addressing support: update a byte index into a circular buffer by subtracting a specified decrement (in bytes) from the index, resetting the index to a specified value if the subtraction results in underflow.
RADDU.W.QB rd,rs	Quad Unsigned Byte	Unsigned Word	GPR	Misc	Reduce (add together) the 4 right-most unsigned byte values in <i>rs</i> , zero-extending the sum to 64 bits before writing to the destination register. For example, if all 4 input values are 0x80 (decimal 128), then the result in <i>rd</i> is 0x200 (decimal 512). The sign of the left-most result is extended into the 32 most-significant bits of the destination.
RADDU.L.OB rd,rs	Oct Unsigned Byte	Unsigned Double Word	GPR	Misc	Reduce (add together) the 8 unsigned byte values in <i>rs</i> , zero-extending the sum to 64 bits before writing to the destination register. For example, if all 8 input values are 0x80 (decimal 128), then the result in <i>rd</i> is 0x400 (decimal 1024).
ABSQ_S.QB rd,rt MIPSDSP-R2 ONLY	Quad Q7	Quad Q7	GPR	Misc	Find the absolute value of each of four Q7 fractional byte elements in the source register, saturating values of -1.0 to the maximum positive Q7 fractional value. The sign of the left-most fractional byte result is extended into the 32 most-significant bits of the destination.
ABSQ_S.PH rd,rt	Pair Q15	Pair Q15	GPR	Misc	Find the absolute value of each of two Q15 fractional halfword elements in the source register, saturating values of -1.0 to the maximum positive Q15 fractional value. The sign of the left-most fractional halfword result is extended into the 32 most-significant bits of the destination.
ABSQ_S.W rd,rt	Q31	Q31	GPR	Misc	Find the absolute value of the Q31 fractional element in the source register, saturating the value -1.0 to the maximum positive Q31 fractional value. The sign of the fractional word result is extended into the 32 most-significant bits of the destination.
ABSQ_S.OB rd,rt MIPSDSP-R2 ONLY	Octal Q7	Octal Q7	GPR	Misc	Find the absolute value of each of eight Q7 fractional byte elements in the source register, saturating values of -1.0 to the maximum positive Q7 fractional value.
ABSQ_S.QH rd,rt	Quad Q15	Quad Q15	GPR	Misc	Find the absolute value of each of four Q15 fractional elements in the source register, saturating the value -1.0 to the maximum positive Q15 fractional value.

Table 4.1 List of Instructions in MIPS® DSP ASE in Arithmetic Sub-class (Continued)

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	App	Description
ABSQ_S.PW rd,rt	Pair Q31	Pair Q31	GPR	Misc	Find the absolute value of each of two Q31 fractional elements in the source register, saturating the value -1.0 to the maximum positive Q31 fractional value.
PRECR.QB.PH rd,rs,rt MIPSDSP-R2 Only	Two Pair Integer Halfwords	Four Integer Bytes	GPR	Misc	Reduce the precision of four signed integer halfword input values by discarding the eight most-significant bits from each to create four signed integer byte output values. The two right-most halfword values from register <i>rs</i> are used to create the two left-most byte results, allowing an endian-agnostic implementation. The sign of the left-most byte result is extended into the 32 most-significant bits of the destination.
PRECRQ.QB.PH rd,rs,rt	2 Pair Q15	Quad Byte	GPR	Misc	Reduce the precision of four Q15 fractional input values by truncation to create four Q7 fractional output values. The two Q15 values from register <i>rs</i> are written to the two left-most byte results, allowing an endian-agnostic implementation. The sign of the left-most byte result is extended into the 32 most-significant bits of the destination.
PRECR_SRA.PH.W rt,rs,sa PRECR_SRA_R.PH.W rt,rs,sa MIPSDSP-R2 Only	Two Integer Words	Pair Integer Halfword	GPR	Misc	Reduce the precision of two integer word values to create a pair of integer halfword values. Each word value is first shifted right arithmetically by <i>sa</i> bit positions, and optionally rounded up by adding 1 at the most-significant discard bit position. The 16 least-significant bits of each word are then written to the corresponding halfword elements of destination register <i>rt</i> . The sign of the left-most halfword result is extended into the 32 most-significant bits of the destination.
PRECRQ.PH.W rd,rs,rt PRECRQ_RS.PH.W rd,rs,rt	2 Q31	Pair half-word	GPR	Misc	Reduce the precision of two Q31 fractional input values by truncation to create two Q15 fractional output values. The Q15 value obtained from register <i>rs</i> creates the left-most result, allowing an endian-agnostic implementation. Results may be optionally rounded up and saturated before being written to the destination. The sign of the left-most Q15 result is extended into the 32 most-significant bits of the destination.

Table 4.1 List of Instructions in MIPS® DSP ASE in Arithmetic Sub-class (Continued)

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	App	Description
PRECR.OB.QH rd,rs,rt MIPS64DSP-R2 Only	Two Quad Integer Halfwords	Eight Integer Bytes	GPR	Misc	Reduce the precision of eight signed integer halfword input values by discarding the eight most-significant bits from each to create eight signed integer byte output values. The four halfword values from register <i>rs</i> are used to create the four left-most byte results, allowing an endian-agnostic implementation.
PRECR_SRA.QH.PW rt,rs,sa PRECR_SRA_R.QH.PW rt,rs,sa MIPS64DSP-R2 Only	Four Integer Words	Four Integer Halfword	GPR	Misc	Reduce the precision of four integer word values to create four integer halfword values. Each word value is first shifted right arithmetically by <i>sa</i> bit positions, and optionally rounded up by adding 1 at the most-significant discard bit position. The 16 least-significant bits of each word are then written to the corresponding halfword elements of destination register <i>rt</i> .
PRECRQ.OB.QH rd,rs,rt	2 Quad Q15	Oct Byte	GPR	Misc	Reduce the precision of eight Q15 fractional input values by truncation to create eight Q7 fractional output values. The four Q15 values from register <i>rs</i> are written to the four left-most byte results, allowing an endian-agnostic implementation.
PRECRQ.QH.PW rd,rs,rt PRECRQ_RS.QH.PW rd,rs,rt	2 Pair Q31	Quad halfword	GPR	Misc	Reduce the precision of four Q31 fractional input values by truncation to create four Q15 fractional output values. The Q15 values obtained from register <i>rs</i> create the two left-most result, allowing an endian-agnostic implementation. Results may be optionally rounded up and saturated before being written to the destination.
PRECRQ.PW.L rd,rs,rt	2 Q63	Pair Word	GPR	Misc	Reduce the precision of two Q63 fractional input values by truncation to create two Q31 fractional output values. The Q31 value obtained from register <i>rs</i> creates the left-most result, allowing an endian-agnostic implementation.
PRECRQU_S.QB.PH rd,rs,rt	2 Pair Q15	Quad Unsigned Byte	GPR	Misc	Reduce the precision of four Q15 fractional values by saturating and truncating to create four unsigned byte values. The sign of the left-most unsigned byte result is extended into the 32 most-significant bits of the destination.
PRECRQU_S.OB.QH rd,rs,rt	2 Quad Q15	Oct Unsigned Byte	GPR	Misc	Reduce the precision of eight Q15 fractional values by saturating and truncating to create eight unsigned byte values.

Table 4.1 List of Instructions in MIPS® DSP ASE in Arithmetic Sub-class (Continued)

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	App	Description
PRECEQ.W.PHL rd,rt PRECEQ.W.PHR rd,rt	Q15	Q31	GPR	Misc	Expand the precision of a Q15 fractional value to create a Q31 fractional value by adding 16 least-significant bits to the input value. The sign of the result is extended into the 32 most-significant bits of the destination.
PRECEQ.PW.QHL rd,rt PRECEQ.PW.QHR rd,rt PRECEQ.PW.QHLA rd,rt PRECEQ.PW.QHRA rd,rt	Pair Q15	Pair Q31	GPR	Misc	Expand the precision of two Q15 fractional values by adding 16 least-significant bits to each input value to create two Q31 fractional values.
PRECEQ.L.PWL rd,rt PRECEQ.L.PWR rd,rt	Q31'	Q63	GPR	Misc	Expand the precision of a Q31 fractional value by adding 32 least-significant bits to create a Q63 fractional value.
PRECEQU.PH.QBL rd,rt PRECEQU.PH.QBR rd,rt PRECEQU.PH.QBLA rd,rt PRECEQU.PH.QBRA rd,rt	Unsigned Byte	Q15	GPR	Video	Expand the precision of two unsigned byte values by prepending a sign bit and adding seven least-significant bits to each to create two Q15 fractional values. The sign of the left-most result is extended into the 32 most-significant bits of the destination.
PRECEQU.QH.OBL rd,rt PRECEQU.QH.OBR rd,rt PRECEQU.QH.OBLA rd,rt PRECEQU.QH.OBRA rd,rt	Pair Unsigned Byte	Pair Q15	GPR	Video	Expand the precision of eight unsigned byte values by prepending a sign bit and adding seven least-significant bits to each to create four Q15 fractional values.
PRECEU.PH.QBL rd,rt PRECEU.PH.QBR rd,rt PRECEU.PH.QBLA rd,rt PRECEU.PH.QBRA rd,rt	Unsigned Byte	Unsigned halfword	GPR	Video	Expand the precision of two unsigned byte values by adding eight least-significant bits to each to create two unsigned halfword values. The sign of the left-most result is extended into the 32 most-significant bits of the destination.
PRECEU.QH.OBL rd,rt PRECEU.QH.OBR rd,rt PRECEU.QH.OBLA rd,rt PRECEU.QH.OBRA rd,rt	Pair Unsigned Byte	Pair Unsigned halfword	GPR	Video	Expand the precision of four unsigned byte values by adding eight least-significant bits to each to create four unsigned halfword values.

Table 4.2 List of Instructions in MIPS® DSP ASE in GPR-Based Shift Sub-class

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	App	Description
SHLL.QB rd, rt, sa SHLLV.QB rd, rt, rs	Quad Unsigned Byte	Quad Unsigned Byte	GPR	Misc	Element-wise left shift of eight signed bytes. Zeros are inserted into the bits emptied by the shift. The shift amount is specified by the three least-significant bits of sa or rs. The sign of the left-most shifted byte result is extended into the 32 most-significant bits of the destination.
SHLL.OB rd, rt, sa SHLLV.OB rd, rt, rs	Oct Unsigned Byte	Oct Unsigned Byte	GPR	Misc	Element-wise left shift of eight signed bytes. Zeros are inserted into the bits emptied by the shift. The shift amount is specified by the three least-significant bits of sa or rs.
SHLL.PH rd, rt, sa SHLLV.PH rd, rt, rs SHLL_S.PH rd, rt, sa SHLLV_S.PH rd, rt, rs	Pair Signed halfword	Pair Signed halfword	GPR	Misc	Element-wise left shift of two signed halfwords, with optional saturation on overflow. Zeros are inserted into the bits emptied by the shift. The shift amount is specified by the four least-significant bits of sa or rs. The sign of the left-most shifted halfword result is extended into the 32 most-significant bits of the destination.
SHLL.QH rd, rt, sa SHLLV.QH rd, rt, rs SHLL_S.QH rd, rt, sa SHLLV_S.QH rd, rt, rs	Quad Signed halfword	Quad Signed halfword	GPR	Misc	Element-wise left shift of four signed halfwords, with optional saturation on overflow. Zeros are inserted into the bits emptied by the shift. The shift amount is specified by the four least-significant bits of sa or rs.
SHLL_S.W rd, rt, sa SHLLV_S.W rd, rt, rs	Signed Word	Signed Word	GPR	Misc	Left shift of a signed word, with saturation on overflow. Zeros are inserted into the bits emptied by the shift. The shift amount is specified by the five least-significant bits of sa or rs. The sign of the shifted word result is extended into the 32 most-significant bits of the destination. Use the MIPS32 instructions SLL or SLLV for non-saturating shift operations.
SHLL.PW rd, rt, sa SHLLV.PW rd, rt, rs SHLL_S.PW rd, rt, sa SHLLV_S.PW rd, rt, rs	Pair Signed Word	Pair Signed Word	GPR	Audio	Element-wise left shift of two signed words, with optional saturation on overflow. Zeros are inserted into the bits emptied by the shift. The shift amount is specified by the five least-significant bits of sa or rs.
SHRL.QB rd, rt, sa SHRLV.QB rd, rt, rs	Quad Unsigned Byte	Quad Unsigned Byte	GPR	Video	Element-wise logical right shift of four byte values. Zeros are inserted into the bits emptied by the shift. The shift amount is specified by the three least-significant bits of sa or rs. The sign of the left-most shifted byte result is extended into the 32 most-significant bits of the destination.

Table 4.2 List of Instructions in MIPS® DSP ASE in GPR-Based Shift Sub-class (Continued)

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	App	Description
SHRL.PH rd, rt, sa SHRLV.PH rd, rt, rs MIPSDSP-R2 Only	Pair Half-words	Pair Half-words	GPR	Video	Element-wise logical right shift of two halfword values. Zeros are inserted into the bits emptied by the shift. The shift amount is specified by the four least-significant bits of <i>rs</i> or the <i>sa</i> argument. The sign of the left-most shifted halfword result is extended into the 32 most-significant bits of the destination.
SHRL.OB rd, rt, sa SHRLV.OB rd, rt, rs	Oct Unsigned Byte	Oct Unsigned Byte	GPR	Video	Element-wise logical right shift of eight byte values. Zeros are inserted into the bits emptied by the shift. The shift amount is specified by the three least-significant bits of <i>sa</i> or <i>rs</i> .
SHRL.QH rd, rt, sa SHRLV.QH rd, rt, rs MIPS64DSP-R2 Only	Quad Half-words	Quad Half-words	GPR	Video	Element-wise logical right shift of four halfword values. Zeros are inserted into the bits emptied by the shift. The shift amount is specified by the four least-significant bits of <i>rs</i> or the <i>sa</i> argument.
SHRA.QB rd,rt,sa SHRA_R.QB rd,rt,sa SHRAV.QB rd,rt,rs SHRAV_R.QB rd,rt,rs MIPSDSP-R2 Only	Quad Byte	Quad Byte	GPR	Misc	Element-wise arithmetic (sign preserving) right shift of four byte values. Optional rounding may be performed, adding 1 at the most-significant discard bit position. The shift amount is specified by the three least-significant bits of <i>rs</i> or by the argument <i>sa</i> . The sign of the left-most shifted halfword result is extended into the 32 most-significant bits of the destination.
SHRA.OB rd, rt, sa SHRA_R.OB rd, rt, sa SHRAV.OB rd,rt,rs SHRAV_R.OB rd,rt,rs MIPS64DSP-R2 Only	Octal Byte	Octal Byte	GPR	Misc	Element-wise arithmetic (sign preserving) right shift of eight byte values. Optional rounding may be performed, adding 1 at the most-significant discard bit position. The shift amount is specified by the three least-significant bits of <i>rs</i> or by the argument <i>sa</i> .
SHRA.PH rd, rt, sa SHRAV.PH rd, rt, rs SHRA_R.PH rd, rt, sa SHRAV_R.PH rd, rt, rs	Pair Signed halfword	Pair Signed halfword	GPR	Misc	Element-wise arithmetic (sign preserving) right shift of two halfword values. Optionally, rounding may be performed, adding 1 at the most-significant discard bit position. The shift amount is specified by the four least-significant bits of <i>rs</i> or by the argument <i>sa</i> . The sign of the left-most shifted halfword result is extended into the 32 most-significant bits of the destination.

Table 4.2 List of Instructions in MIPS® DSP ASE in GPR-Based Shift Sub-class (Continued)

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	App	Description
SHRA_R.W rd, rt, sa SHRAV_R.W rd, rt, rs	Signed Word	Signed Word	GPR	Video	Arithmetic (sign preserving) right shift of a word value. Optionally, rounding may be performed, adding 1 at the most-significant discard bit position. The shift amount is specified by the five least-significant bits of <i>rs</i> or the argument <i>sa</i> . The sign of the shifted word result is extended into the 32 most-significant bits of the destination.
SHRA.QH rd, rt, sa SHRAV.QH rd, rt, rs SHRA_R.QH rd, rt, sa SHRAV_R.QH rd, rt, rs	Quad Signed halfword	Quad Signed halfword	GPR	Misc	Element-wise arithmetic (sign preserving) right shift of four halfword values. Optionally, rounding may be performed, adding 1 at the most-significant discard bit position. The shift amount is specified by the four least-significant bits of <i>rs</i> or the argument <i>sa</i> .
SHRA.PW rd, rt, sa SHRAV.PW rd, rt, rs SHRA_R.PW rd, rt, sa SHRAV_R.PW rd, rt, rs	Pair Signed Word	Pair Signed Word	GPR	Audio	Element-wise arithmetic (sign preserving) right shift of two word values. Optionally, rounding may be performed, adding 1 at the most-significant discard bit position. The shift amount is specified by the five least-significant bits of <i>rs</i> or the argument <i>sa</i> .

Table 4.3 List of Instructions in MIPS® DSP ASE in Multiply Sub-class

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	App	Description
MULEU_S.PH.QBL rd,rs,rt MULEU_S.PH.QBR rd,rs,rt	Pair Unsigned Byte, Pair Unsigned Halfword,	Pair Unsigned Halfword	GPR	Still Image	Element-wise multiplication of two unsigned byte values from register <i>rs</i> with two unsigned halfword values from register <i>rt</i> . Each 24-bit product is truncated to 16 bits, with saturation if the product exceeds 0xFFFF, and written to the corresponding element in the destination register. The sign of the left-most halfword product is extended into the 32 most-significant bits of the destination.
MULEU_S.QH.OBL rd,rs,rt MULEU_S.QH.OBR rd,rs,rt	Four Unsigned Bytes, Four Unsigned Halfwords,	Four Unsigned Halfwords	GPR	Still Image	Element-wise multiplication of four unsigned byte values from register <i>rs</i> with four unsigned halfword values from register <i>rt</i> . Each 24-bit product is truncated to 16 bits, with saturation if the product exceeds 0xFFFF, and written to the corresponding element in the destination register.

Table 4.3 List of Instructions in MIPS® DSP ASE in Multiply Sub-class (Continued)

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	App	Description
MULQ_RS.PH rd,rs,rt	Pair Q15	Pair Q15	GPR	Misc	Element-wise multiplication of two Q15 fractional values to create two Q15 fractional results, with rounding and saturation. After multiplication, each 32-bit product is rounded up by adding 0x00008000, then truncated to create a Q15 fractional value that is written to the destination register. If both multiplicands are -1.0, the result is saturated to the maximum positive Q15 fractional value. To stay compliant with the base architecture, this instruction leaves the base <i>HI-LO</i> pair UNPREDICTABLE after the operation. The other DSP ASE accumulators <i>ac1-ac3</i> are untouched. The sign of the left-most Q15 result is extended into the 32 most-significant bits of the destination.
MULQ_RS.QH rd,rs,rt	Quad Q15	Quad Q15	GPR	Misc	Element-wise multiplication of four Q15 fractional values to create four Q15 fractional results, with rounding and saturation. After multiplication, each 32-bit product is rounded up by adding 0x00008000, then truncated to create a Q15 fractional value that is written to the destination register. If both multiplicands are -1.0, the result is saturated to the maximum positive Q15 fractional value. To stay compliant with the base architecture, this instruction leaves the base <i>HI-LO</i> pair UNPREDICTABLE after the operation. The other DSP ASE accumulators <i>ac1-ac3</i> are untouched.
MULEQ_S.W.PHL rd,rs,rt MULEQ_S.W.PHR rd,rs,rt	Pair Q15	Q31	GPR	VoIP	Multiplication of two Q15 fractional values, shifting the product left by 1 bit to create a Q31 fractional result. If both multiplicands are -1.0 the result is saturated to the maximum positive Q31 value. To stay compliant with the base architecture, this instruction leaves the base <i>HI-LO</i> pair UNPREDICTABLE after the operation. The other DSP ASE accumulators <i>ac1-ac3</i> must be untouched. The sign of the result is extended into the 32 most-significant bits of the destination.

Table 4.3 List of Instructions in MIPS® DSP ASE in Multiply Sub-class (Continued)

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	App	Description
MULEQ_S.PW.QHL rd,rs,rt MULEQ_S.PW.QHR rd,rs,rt	Quad Q15	Pair Q31	GPR	VoIP	Element-wise multiplication of two pairs of Q15 fractional values, shifting each product left by 1 bit to create two Q31 fractional results. If both multiplicands for either product are -1.0 the result is saturated to the maximum positive Q31 value. To stay compliant with the base architecture, this instruction leaves the base <i>HI-LO</i> pair UNPREDICTABLE after the operation. The other DSP ASE accumulators <i>ac1-ac3</i> must be untouched.
DPAU.H.QBL DPAU.H.QBR	Pair Bytes	Halfword	Acc	Image	Dot-product accumulation. Two pairs of corresponding unsigned byte elements from source registers <i>rt</i> and <i>rs</i> are separately multiplied, and the two 16-bit products are then summed together. The summed products are then added to the accumulator.
DPAU.H.OBL DPAU.H.OBR	Four Bytes	Halfword	Acc	Image	Dot-product accumulation. Four pairs of corresponding unsigned byte elements from source registers <i>rt</i> and <i>rs</i> are separately multiplied, and the four 16-bit products are then summed together. The summed products are then added to the accumulator.
DPSU.H.QBL DPSU.H.QBR	Pair Bytes	Halfword	Acc	Image	Dot-product subtraction. Two pairs of corresponding unsigned byte elements from source registers <i>rt</i> and <i>rs</i> are separately multiplied, and the two 16-bit products are then summed together. The summed products are then subtracted from the accumulator.
DPSU.H.OBL DPSU.H.OBR	Four Bytes	Halfword	Acc	Image	Dot-product subtraction. Four pairs of corresponding unsigned byte elements from source registers <i>rt</i> and <i>rs</i> are separately multiplied, and the four 16-bit products are then summed together. The summed products are then subtracted from the accumulator.
DPA.W.PH ac,rs,rt MIPSDSP-R2 Only	Pair Signed Halfword	Pair Signed Halfword	ac	VoIP / SoftM	Dot-product accumulation. The two pairs of corresponding signed integer halfword values from the two right-most halfwords of source registers <i>rt</i> and <i>rs</i> are separately multiplied to create two separate integer word products. The products are then summed and accumulated into the specified accumulator.

Table 4.3 List of Instructions in MIPS® DSP ASE in Multiply Sub-class (Continued)

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	App	Description
DPA.W.QH ac,rs,rt MIPS64DSP-R2 Only	Quad Signed Halfword	Quad Signed Halfword	ac	VoIP / SoftM	Dot-product accumulation. The four pairs of corresponding signed integer halfword values from source registers <i>rt</i> and <i>rs</i> are separately multiplied to create four separate integer word products. The products are then summed and accumulated into the specified accumulator.
DPAX.W.PH ac,rs,rt MIPSDSP-R2 Only	Pair Signed Halfword	Double-word	ac	VoIP	Dot-product with crossed operands and accumulation. The two crossed pairs of signed integer halfword values from the two right-most halfwords of source registers <i>rt</i> and <i>rs</i> are separately multiplied to create two separate integer word products. The products are then summed and accumulated into the specified accumulator.
DPAQ_S.W.PH ac,rs,rt	Pair Q15	Q32.31	ac	VoIP / SoftM	Dot-product accumulation. Two pairs of corresponding Q15 fractional values from source registers <i>rt</i> and <i>rs</i> are separately multiplied and left-shifted 1 bit to create two Q31 fractional products. For each product, if both multipliers are equal to -1.0 the product is clamped to the maximum positive Q31 fractional value. The products are then summed, and the sum is then sign extended to the width of the accumulator and accumulated into the specified accumulator. This instruction may be used to compute the imaginary component of a 16-bit complex multiplication operation after first swapping the operands to place them in the correct order.
DPAQ_S.W.QH ac,rs,rt	Quad Q15	Q96.31	ac	VoIP / SoftM	Dot-product accumulation. Four pairs of corresponding Q15 fractional values from source registers <i>rt</i> and <i>rs</i> are separately multiplied and left-shifted 1 bit to create four Q31 fractional products. For each product, if both multipliers are equal to -1.0 the product is clamped to the maximum positive Q31 fractional value. The products are then summed, and the sum is then sign extended to the width of the accumulator and accumulated into the specified accumulator. This instruction may be used to compute the imaginary component of a 16-bit complex multiplication operation after first swapping the operands to place them in the correct order.

Table 4.3 List of Instructions in MIPS® DSP ASE in Multiply Sub-class (Continued)

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	App	Description
DPAQX_S.W.PH ac,rs,rt MIPSDSP-R2 Only	Pair Signed Halfword	Q32.31	ac	VoIP	Dot-product with saturating fractional multiplication and using crossed operands, with a final accumulation. The two crossed pairs of signed fractional halfword values from the two right-most halfwords of source registers <i>rt</i> and <i>rs</i> are separately multiplied to create two separate fractional word products. The products are then summed and accumulated into the specified accumulator.
DPAQX_SA.W.PH ac,rs,rt MIPSDSP-R2 Only	Pair Signed Halfword	Q32.31	ac	VoIP	Dot-product with saturating fractional multiplication and using crossed operands, with a final saturating accumulation. The two crossed pairs of signed fractional halfword values from the two right-most halfwords of source registers <i>rt</i> and <i>rs</i> are separately multiplied to create two separate fractional word products. The products are then summed and accumulated with saturation into the specified accumulator.
DPS.W.PH ac,rs,rt MIPSDSP-R2 Only	Pair Signed Halfword	Double-word	ac	VoIP / SoftM	Dot-product subtraction. The two pairs of corresponding signed integer halfword values from the two right-most halfwords of source registers <i>rt</i> and <i>rs</i> are separately multiplied to create two separate integer word products. The products are then summed and subtracted from the specified accumulator.
DPS.W.QH ac,rs,rt MIPS64DSP-R2 Only	Quad Signed Halfword	Quad Signed Halfword	ac	VoIP / SoftM	Dot-product subtraction. The four pairs of corresponding signed integer halfword values from source registers <i>rt</i> and <i>rs</i> are separately multiplied to create four separate integer word products. The products are then summed and subtracted from the specified accumulator.
DPSX.W.PH ac,rs,rt MIPSDSP-R2 Only	Pair Signed Halfword	Q32.31	ac	VoIP	Dot-product with crossed operands and subtraction. The two crossed pairs of signed integer halfword values from the two right-most halfwords of source registers <i>rt</i> and <i>rs</i> are separately multiplied to create two separate integer word products. The products are then summed and subtracted into the specified accumulator.

Table 4.3 List of Instructions in MIPS® DSP ASE in Multiply Sub-class (Continued)

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	App	Description
DPSQ_S.W.PH ac,rs,rt	Pair Q15	Q32.31	ac	VoIP / SoftM	Dot-product subtraction. Two pairs of corresponding Q15 fractional values from source registers <i>rt</i> and <i>rs</i> are separately multiplied and left-shifted 1 bit to create two Q31 fractional products. For each product, if both multipliers are equal to -1.0 the product is clamped to the maximum positive Q31 fractional value. The products are then summed, and the sum is then sign extended to the width of the accumulator and subtracted from the specified accumulator. This instruction may be used to compute the imaginary component of a 16-bit complex multiplication operation after first swapping the operands to place them in the correct order.
DPSQ_S.W.QH ac,rs,rt	Quad Q15	Q96.31	ac	VoIP / SoftM	Dot-product subtraction. Two pairs of corresponding Q15 fractional values from source registers <i>rt</i> and <i>rs</i> are separately multiplied and left-shifted 1 bit to create two Q31 fractional products. For each product, if both multipliers are equal to -1.0 the product is clamped to the maximum positive Q31 fractional value. The products are then summed, and the sum is then sign extended to the width of the accumulator and subtracted from the specified accumulator. This instruction may be used to compute the imaginary component of a 16-bit complex multiplication operation after first swapping the operands to place them in the correct order.
DPSQX_S.W.PH ac,rs,rt MIPSDSP-R2 Only	Pair Signed Halfword	Q32.31	ac	VoIP	Dot-product with saturating fractional multiplication and using crossed operands, with a final subtraction. The two crossed pairs of signed fractional halfword values from the two right-most halfwords of source registers <i>rt</i> and <i>rs</i> are separately multiplied to create two separate fractional word products. The products are then summed and subtracted from the specified accumulator.
DPSQX_SA.W.PH ac,rs,rt MIPSDSP-R2 Only	Pair Signed Halfword	Q32.31	ac	VoIP	Dot-product with saturating fractional multiplication and using crossed operands, with a final saturating subtraction. The two crossed pairs of signed fractional halfword values from the two right-most halfwords of source registers <i>rt</i> and <i>rs</i> are separately multiplied to create two separate fractional word products. The products are then summed and subtracted with saturation into the specified accumulator.

Table 4.3 List of Instructions in MIPS® DSP ASE in Multiply Sub-class (Continued)

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	App	Description
MULSAQ_S.W.PH ac,rs,rt	Pair Q15	Q32.31	ac	SoftM	Complex multiplication step. Performs element-wise fractional multiplication of the two right-most Q15 fractional values from registers <i>rt</i> and <i>rs</i> , subtracting one product from the other to create a Q31 fractional result that is added to accumulator <i>ac</i> . The intermediate products are saturated to the maximum positive Q31 fractional value if both multiplicands are equal to -1.0.
MULSAQ_S.W.QH ac,rs,rt	Quad Q15	Q96.31	ac	SoftM	Dual complex multiplication step. Performs element-wise fractional multiplication of the four Q15 fractional values from registers <i>rt</i> and <i>rs</i> , subtracting one pair of products from the other pair of products to create a Q31 fractional result that is added to accumulator <i>ac</i> . The intermediate products are saturated to the maximum positive Q31 fractional value if both multiplicands are equal to -1.0.
DPAQ_SA.L.W ac,rs,rt	Q31	Q63	ac	Audio	Fractional multiplication of two Q31 fractional values to produce a Q63 fractional product. If both multiplicands are -1.0 the product is saturated to the maximum positive Q63 fractional value. The product is then added to accumulator <i>ac</i> . If the addition results in overflow or underflow, the accumulator is saturated to the maximum positive or minimum negative value.
DPAQ_SA.L.PW ac,rs,rt	Pair Q31	Q64.63	ac	Audio	Element-wise fractional multiplication of two vectors of Q31 fractional values to produce two Q63 fractional products. For either multiplication, if both multiplicands are -1.0 the product is saturated to the maximum positive Q63 fractional value. The products are then sign-extended to the width of the accumulator and added to accumulator <i>ac</i> . If the addition results in overflow or underflow, the accumulator is saturated to the maximum positive or minimum negative value.
DPSQ_SA.L.W ac,rs,rt	Q31	Q63	ac	Audio	Fractional multiplication of two Q31 fractional values to produce a Q63 fractional product. If both multiplicands are -1.0 the product is saturated to the maximum positive Q63 fractional value. The product is then subtracted from accumulator <i>ac</i> . If the addition results in overflow or underflow, the accumulator is saturated to the maximum positive or minimum negative value.

Table 4.3 List of Instructions in MIPS® DSP ASE in Multiply Sub-class (Continued)

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	App	Description
DPSQ_SA.L.PW ac,rs,rt	Pair Q31	Q64.63	ac	Audio	Element-wise fractional multiplication of two vectors of Q31 fractional values to produce two Q63 fractional products. For either multiplication, if both multiplicands are -1.0 the product is saturated to the maximum positive Q63 fractional value. The products are then sign-extended to the width of the accumulator and subtracted from accumulator <i>ac</i> . If the addition results in overflow or underflow, the accumulator is saturated to the maximum positive or minimum negative value.
MULSAQ_S.L.PW ac,rs,rt	Pair Q31	Q64.63	ac	Audio	Dual complex multiplication step. Performs element-wise fractional multiplication of the two Q31 fractional values from registers <i>rt</i> and <i>rs</i> , subtracting one pair of products from the other pair of products to create a Q63 fractional result that is added to accumulator <i>ac</i> . The intermediate products are saturated to the maximum positive Q63 fractional value if both multiplicands are equal to -1.0.
MAQ_S.W.PHL ac,rs,rt MAQ_S.W.PHR ac,rs,rt	Q15	Q32.31	ac	SoftM	Fractional multiply-accumulate. The product of two Q15 fractional values is sign extended to the width of the accumulator and added to accumulator <i>ac</i> . The intermediate product is saturated to the maximum positive Q31 fractional value if both multiplicands are equal to -1.0.
MAQ_SA.W.PHL ac,rs,rt MAQ_SA.W.PHR ac,rs,rt	Q15	Q31	ac	speech	Fractional multiply-accumulate with saturation after accumulation. The product of two Q15 fractional values is sign extended to the width of the accumulator and added to accumulator <i>ac</i> . The intermediate product is saturated to the maximum positive Q31 fractional value if both multiplicands are equal to -1.0. If the accumulation results in overflow or underflow, the accumulator value is saturated to the maximum positive or minimum negative Q31 fractional value.
MUL.PH rd,rs,rt MUL_S.PH rd,rs,rt MIPSDSP-R2 Only	Pair Signed Halfword	Pair Signed Halfword	GPR	speech	Element-wise multiplication of two vectors of signed integer halfwords, writing the 16 least-significant bits of each 32-bit product to the corresponding element of the destination register. Optional saturation clamps each 16-bit result to the maximum positive or minimum negative value if the product cannot be accurately represented in 16 bits. In either case the sign of the left-most halfword result is extended into the 32 most-significant bits of the destination register.

Table 4.3 List of Instructions in MIPS® DSP ASE in Multiply Sub-class (Continued)

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	App	Description
MULQ_S.PH rd,rs,rt MIPSDSP-R2 Only	Pair Q15	Pair Q15	GPR	speech	Element-wise multiplication of two vectors of Q15 fractional halfwords, writing the 16 most-significant bits of each Q31-format product to the corresponding element of the destination register. Each result is saturated to the maximum positive Q15 value if both multiplicands were equal to -1.0 (0x8000 hexadecimal). The sign of the left-most Q15 result is extended into the 32 most-significant bits of the destination register.
MULQ_S.W rd,rs,rt MIPSDSP-R2 Only	Q31	Q31	GPR	speech	Fractional multiplication of two Q31 format words to create a Q63 format result that is truncated by discarding the 32 least-significant bits before being sign-extended to 64 bits and written to the destination register. The result is saturated to the maximum positive Q31 value if both multiplicands were equal to -1.0 (0x80000000 hexadecimal) before being sign-extended.
MULQ_RS.W rd,rs,rt MIPSDSP-R2 Only	Q31	Q31	GPR	speech	Multiplication of two Q31 fractional words to create a Q63-format intermediate product that is rounded up by adding a 1 at bit position 31. The 32 most-significant bits of the rounded result are then sign-extended to 64 bits and written to the destination register. If both multiplicands were equal to -1.0 (0x80000000 hexadecimal), rounding is not performed and the result is clamped to the maximum positive Q31 value before being sign-extended and written to the destination.
MULSA.W.PH ac,rs,rt MIPSDSP-R2 Only	Pair Signed Halfword	Double-word	ac	speech	Element-wise multiplication of two vectors of signed integer halfwords to create two 32-bit word intermediate results. The right intermediate result is subtracted from the left intermediate result, and the resulting sum is accumulated into the specified accumulator.
MADD, MADDU, MSUB, MSUBU, MULT, MULTU	Word	Double-Word	ac	Misc	Allows these instructions to target accumulators <i>ac1</i> , <i>ac2</i> , and <i>ac3</i> (in addition to the original <i>ac0</i> destination).
MAQ_S.W.QHLL ac,rs,rt MAQ_S.W.QHLR ac,rs,rt MAQ_S.W.QHRL ac,rs,rt MAQ_S.W.QHRR ac,rs,rt	Q15	Q96.31	ac	SoftM	Fractional multiply-accumulate. The products of two pairs of Q15 fractional values are sign extended to the width of the accumulator and added to accumulator <i>ac</i> . The intermediate products are saturated to the maximum positive Q31 fractional value if both multiplicands are equal to -1.0.

Table 4.3 List of Instructions in MIPS® DSP ASE in Multiply Sub-class (Continued)

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	App	Description
MAQ_SA.W.QHLL ac,rs,rt MAQ_SA.W.QHLR ac,rs,rt MAQ_SA.W.QHRL ac,rs,rt MAQ_SA.W.QHRR ac,rs,rt	Q15	Q31	ac	speech	Fractional multiply-accumulate with saturation after accumulation. The products of two pairs of Q15 fractional values are sign extended to the width of the accumulator and added to accumulator <i>ac</i> . The intermediate products are saturated to the maximum positive Q31 fractional value if both multiplicands are equal to -1.0. If the accumulation results in overflow or underflow, the accumulator value is saturated to the maximum positive or minimum negative Q31 fractional value.
MAQ_S.L.PWL ac,rs,rt MAQ_S.L.PWR ac,rs,rt	Q31	Q64.63	ac	Audio	As above.
DMADD ac,rs,rt DMADDU ac,rs,rt	Signed DWord	Signed 128 bits	ac	Misc	These instructions are here because they are not in the base architecture. Use ac like the other DSP ASE instructions.
DMSUB ac,rs,rt DMSUBU ac,rs,rt	Signed DWord	Signed 128 bits	ac	Misc	These instructions are here because they are not in the base architecture.

Table 4.4 List of Instructions in MIPS® DSP ASE in Bit/ Manipulation Sub-class

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	App	Description
BITREV rd,rt	Unsigned Word	Unsigned Word	GPR	Audio / FFT	Reverse the order of the 16 least-significant bits of register <i>rt</i> , writing the result to register <i>rd</i> . The 48 most-significant bits are set to zero.
INSV rt,rs	Unsigned Word	Unsigned Word	GPR	Misc	Like the Release 2 INS instruction, except that the 5 bits for <i>pos</i> and <i>size</i> values are obtained from the <i>DSPControl</i> register. <i>size</i> = <i>scount</i> [14:10], and <i>pos</i> = <i>pos</i> [20:16].
DINSV rt,rs	Unsigned DWord	Unsigned DWord	GPR	Misc	Like the Release 2 instructions DINS, DINSM, DINSU, but we only need one variant since the <i>scount</i> and <i>pos</i> fields in <i>DSPcontrol</i> are 6 bits each. Hence, <i>size</i> = <i>scount</i> [15:10], and <i>pos</i> = <i>pos</i> [21:16].
REPL.QB rd,imm REPLV.QB rd,rt	Byte	Quad Byte	GPR	Video / Misc	Replicate a signed byte value into the four right-most byte elements of register <i>rd</i> , extending the sign of the byte value into the 32 most-significant bits of <i>rd</i> . The byte value is given by the 8 least-significant bits of the specified 10-bit immediate constant or by the 8 least-significant bits of register <i>rt</i> .

Table 4.4 List of Instructions in MIPS® DSP ASE in Bit/ Manipulation Sub-class (Continued)

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	App	Description
REPL.OB rd,imm REPLV.OB rd,rt	Byte	Oct Byte	GPR	Video / Misc	Replicate a signed byte value into the eight byte elements of register <i>rd</i> . The byte value is given by the 8 least-significant bits of the specified 10-bit immediate constant or by the 8 least-significant bits of register <i>rt</i> .
REPL.PH rd,imm REPLV.PH rd,rt	Signed halfword	Pair Signed halfword	GPR	Misc	Replicate a signed halfword value into the two right-most halfword elements of register <i>rd</i> , extending the sign of the halfword value into the 32 most-significant bits of <i>rd</i> . The halfword value is given by the 16 least-significant bits of register <i>rt</i> , or by the value of the 10-bit immediate constant, sign-extended to 16 bits.
REPL.QH rd,imm REPLV.QH rd,rt	Signed halfword	Quad Signed halfword	GPR	Misc	Replicate a signed halfword value into the four halfword elements of register <i>rd</i> . The halfword value is given by the 16 least-significant bits of register <i>rt</i> , or by the value of the 10-bit immediate constant, sign-extended to 16 bits.
REPL.PW rd,imm REPLV.PW rd,rt	Signed Word	Pair Signed Word	GPR	Misc	Replicate a signed word value into the two word elements of register <i>rd</i> . The word value is given by the 32 least-significant bits of register <i>rt</i> , or by the value of the 10-bit immediate constant, sign-extended to 32 bits.

Table 4.5 List of Instructions in MIPS® DSP ASE in Compare-Pick Sub-class

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	App	Description
CMPU.EQ.QB rs,rt CMPU.LT.QB rs,rt CMPU.LE.QB rs,rt	Quad Unsigned Byte	Quad Unsigned Byte	DSPControl	Video	Element-wise unsigned comparison of the four right-most unsigned byte elements of <i>rs</i> and <i>rt</i> , recording the boolean comparison results to the four right-most bits in the <i>ccond</i> field of the <i>DSPControl</i> register.
CMPGDU.EQ.QB rd,rs,rt CMPGDU.LT.QB rd,rs,rt CMPGDU.LE.QB rd,rs,rt MIPSDSP-R2 Only	Quad Unsigned Byte	Quad Unsigned Byte	GPR DSPControl	Video	Element-wise unsigned comparison of the four right-most unsigned byte elements of <i>rs</i> and <i>rt</i> , recording the boolean comparison results to the four least-significant bits of register <i>rd</i> and to the four right-most bits in the <i>ccond</i> field of the <i>DSPControl</i> register.
CMPGU.EQ.QB rd,rs,rt CMPGU.LT.QB rd,rs,rt CMPGU.LE.QB rd,rs,rt	Quad Unsigned Byte	Quad Unsigned Byte	GPR	Video	Element-wise unsigned comparison of the four right-most unsigned byte elements of <i>rs</i> and <i>rt</i> , recording the boolean comparison results to the four least-significant bits of register <i>rd</i> .

Table 4.5 List of Instructions in MIPS® DSP ASE in Compare-Pick Sub-class (Continued)

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	App	Description
CMP.EQ.PH <i>rs</i> , <i>rt</i> CMP.LT.PH <i>rs</i> , <i>rt</i> CMP.LE.PH <i>rs</i> , <i>rt</i>	Pair Signed halfword	Pair Signed halfword	DSPControl	Misc	Element-wise signed comparison of the two right-most halfword elements of <i>rs</i> and <i>rt</i> , recording the boolean comparison results to the two right-most bits in the <i>ccond</i> field of the <i>DSPControl</i> register.
CMPU.EQ.OB <i>rs</i> , <i>rt</i> CMPU.LT.OB <i>rs</i> , <i>rt</i> CMPU.LE.OB <i>rs</i> , <i>rt</i>	Quad Unsigned Byte	Quad Unsigned Byte	DSPControl	Video	Element-wise unsigned comparison of the eight unsigned byte elements of <i>rs</i> and <i>rt</i> , recording the boolean comparison results to the eight <i>ccond</i> bits in the <i>DSPControl</i> register.
CMPGDU.EQ.OB <i>rd</i> , <i>rs</i> , <i>rt</i> CMPGDU.LT.OB <i>rd</i> , <i>rs</i> , <i>rt</i> CMPGDU.LE.OB <i>rd</i> , <i>rs</i> , <i>rt</i> MIPS64DSP-R2 Only	Octal Unsigned Byte	Octal Unsigned Byte	GPR DSPControl	Video	Element-wise unsigned comparison of the eight unsigned byte elements of <i>rs</i> and <i>rt</i> , recording the boolean comparison results to the eight least-significant bits of register <i>rd</i> and to the eight bits in the <i>ccond</i> field of the <i>DSPControl</i> register.
CMPGU.EQ.OB <i>rd</i> , <i>rs</i> , <i>rt</i> CMPGU.LT.OB <i>rd</i> , <i>rs</i> , <i>rt</i> CMPGU.LE.OB <i>rd</i> , <i>rs</i> , <i>rt</i>	Quad Unsigned Byte	Quad Unsigned Byte	GPR	Video	Element-wise unsigned comparison of the eight unsigned byte elements of <i>rs</i> and <i>rt</i> , recording the boolean comparison results to the eight least-significant bits in register <i>rd</i> .
CMP.EQ.QH <i>rs</i> , <i>rt</i> CMP.LT.QH <i>rs</i> , <i>rt</i> CMP.LE.QH <i>rs</i> , <i>rt</i>	Quad Signed halfword	Quad Signed halfword	DSPControl	Misc	Element-wise signed comparison of the four signed halfword elements of <i>rs</i> and <i>rt</i> , recording the boolean comparison results to the four right-most bits of the <i>ccond</i> field of the <i>DSPControl</i> register.
CMP.EQ.PW <i>rs</i> , <i>rt</i> CMP.LT.PW <i>rs</i> , <i>rt</i> CMP.LE.PW <i>rs</i> , <i>rt</i>	Pair Signed Word	Pair Signed Word	DSPControl	Misc	Element-wise signed comparison of the two signed word elements of <i>rs</i> and <i>rt</i> , recording the boolean comparison results to the two right-most bits of the <i>ccond</i> field of the <i>DSPControl</i> register.
PICK.QB <i>rd</i> , <i>rs</i> , <i>rt</i>	Quad Unsigned Byte	Quad Unsigned Byte	GPR	Video	Element-wise selection of unsigned bytes from the four right-most bytes of registers <i>rs</i> and <i>rt</i> into the corresponding elements of register <i>rd</i> , based on the value of the four right-most bits of the <i>ccond</i> field in the <i>DSPControl</i> register. If the corresponding <i>ccond</i> bit is 1, the byte value is copied from register <i>rs</i> , otherwise it is copied from <i>rt</i> .
PICK.PH <i>rd</i> , <i>rs</i> , <i>rt</i>	Pair Signed halfword	Pair Signed halfword	GPR	Misc	Element-wise selection of signed halfwords from the two right-most halfwords in registers <i>rs</i> and <i>rt</i> into the corresponding elements of register <i>rd</i> , based on the value of the two right-most bits of the <i>ccond</i> field in the <i>DSPControl</i> register. If the corresponding <i>ccond</i> bit is 1, the halfword value is copied from register <i>rs</i> , otherwise it is copied from <i>rt</i> .

Table 4.5 List of Instructions in MIPS® DSP ASE in Compare-Pick Sub-class (Continued)

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	App	Description
PICK.OB <i>rd,rs,rt</i>	Quad Unsigned Byte	Quad Unsigned Byte	GPR	Video	Element-wise selection of unsigned bytes from the eight bytes of registers <i>rs</i> and <i>rt</i> into the corresponding elements of register <i>rd</i> , based on the value of the eight bits of the <i>ccond</i> field in the <i>DSPControl</i> register. If the corresponding <i>ccond</i> bit is 1, the byte value is copied from register <i>rs</i> , otherwise it is copied from <i>rt</i> .
PICK.QH <i>rd,rs,rt</i>	Quad Signed halfword	Quad Signed halfword	GPR	Misc	Element-wise selection of signed halfwords from the four halfwords of registers <i>rs</i> and <i>rt</i> into the corresponding elements of register <i>rd</i> , based on the value of the four right-most bits of the <i>ccond</i> field in the <i>DSPControl</i> register. If the corresponding <i>ccond</i> bit is 1, the half-word value is copied from register <i>rs</i> , otherwise it is copied from <i>rt</i> .
PICK.PW <i>rd,rs,rt</i>	Pair Signed Word	Pair Signed Word	GPR	Misc	Element-wise selection of signed words from the two words of registers <i>rs</i> and <i>rt</i> into the corresponding elements of register <i>rd</i> , based on the value of the two right-most bits of the <i>ccond</i> field in the <i>DSPControl</i> register. If the corresponding <i>ccond</i> bit is 1, the word value is copied from register <i>rs</i> , otherwise it is copied from <i>rt</i> .
APPEND <i>rt,rs,sa</i> MIPSDSP-R2 Only	Two Words	Word	GPR	Misc	Shifts the right-most 32-bit word in register <i>rt</i> left by <i>sa</i> bits, inserting the <i>sa</i> least-significant bits from register <i>rs</i> into the bit positions emptied by the shift. The 32-bit result is then sign-extended to 64 bits and written to register <i>rt</i> .
DAPPEND <i>rt,rs,sa</i> MIPS64DSP-R2 Only	Two Doublewords	Doubleword	GPR	Misc	Shifts the 64-bit word in register <i>rt</i> left by <i>sa</i> bits, inserting the <i>sa</i> least-significant bits from register <i>rs</i> into the bit positions emptied by the shift. The 64-bit result is then written to register <i>rt</i> .
PREPEND <i>rt,rs,sa</i> MIPSDSP-R2 Only	Two Words	Word	GPR	Misc	Shifts the right-most 32-bit word in register <i>rt</i> right by <i>sa</i> bits, inserting the <i>sa</i> least-significant bits from register <i>rs</i> into the bit positions emptied by the shift. The 32-bit result is then sign-extended to 64 bits and written to register <i>rt</i> .

Table 4.5 List of Instructions in MIPS® DSP ASE in Compare-Pick Sub-class (Continued)

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	App	Description
PREPENDW <i>rt,rs,sa</i> PREPENDD <i>rt,rs,sa</i> MIPS64DSP-R2 Only	Two Doublewords	Doubleword	GPR	Misc	Shifts the 64-bit word in register <i>rt</i> right by <i>sa</i> bits, inserting the <i>sa</i> least-significant bits from register <i>rs</i> into the bit positions emptied by the shift. The 64-bit result is then written to register <i>rt</i> . The unsigned five-bit <i>sa</i> argument is unbiased in PREPENDW, allowing prepadding of 0 to 31 bits, inclusive. The <i>sa</i> argument is biased by 32 in PREPENDD, allowing prepadding of 32 to 63 bits, inclusive.
BALIGN <i>rt,rs,bp</i> MIPSDSP-R2 Only	Two Words	Word	GPR	Misc	Packs <i>bp</i> bytes from register <i>rt</i> and (4- <i>bp</i>) bytes from register <i>rs</i> into a 32-bit word, sign-extends the packed result to 64 bits and writes it to register <i>rt</i> .
DBALIGN <i>rt,rs,bp</i> MIPS64DSP-R2 Only	Two Doublewords	Doubleword	GPR	Misc	Packs <i>bp</i> bytes from register <i>rt</i> and (8- <i>bp</i>) bytes from register <i>rs</i> into a 64-bit word and writes it to register <i>rt</i> .
PACKRL.PH <i>rd,rs,rt</i>	Pair Signed Halfwords	Pair Signed Halfword	GPR	Misc	Pack two halfwords taken from registers <i>rs</i> and <i>rt</i> into destination register <i>rd</i> . The sign of the left-most halfword (obtained from register <i>rs</i>) is extended into the 32 most-significant bits of <i>rd</i> .
PACKRL.PW <i>rd,rs,rt</i>	Pair Signed Words	Pair Signed Word	GPR	Misc	Pack two words taken from registers <i>rs</i> and <i>rt</i> into destination register <i>rd</i> .

Table 4.6 List of Instructions in MIPS® DSP ASE in Accumulator and DSPControl Access Sub-class

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	App	Description
EXTR.W <i>rt,ac,shift</i> EXTR_R.W <i>rt,ac,shift</i> EXTR_RS.W <i>rt,ac,shift</i>	Q63	Q31	GPR	Misc	Extract a Q31 fractional value from the 32 least-significant bits of 64-bit accumulator <i>ac</i>. The accumulator value may be shifted right logically by <i>shift</i> bits prior to the extraction, and the extracted value may be optionally rounded or rounded and saturated before being sign-extended to 64 bits and written to register <i>rt</i>. The <i>shift</i> argument value ranges from 0 to 31. The optional rounding step adds 1 at the most-significant bit position discarded by the shift. The optional saturation clamps the extracted value to the maximum positive Q31 value if the rounding step results in overflow. On a MIPS64 processor, this instruction treats the 128-bit accumulator <i>ac</i> as a 64-bit accumulator, duplicating bit 31 of the accumulator <i>HI</i> and <i>LO</i> registers into the 32 most-significant bits of each.
DEXTR.W <i>rt,ac,shift</i> DEXTR_R.W <i>rt,ac,shift</i> DEXTR_RS.W <i>rt,ac,shift</i>	Q127	Q31	GPR	Misc	Extract a Q31 fractional value from the 32 least-significant bits of 128-bit accumulator <i>ac</i>. The accumulator value may be shifted right logically by <i>shift</i> bits prior to the extraction, and the extracted value may be optionally rounded or rounded and saturated before being written to register <i>rt</i>. The shift amount ranges from 0 to 31. The optional rounding adds 1 at the most-significant bit position discarded by the shift. The optional saturation clamps the extracted value to the maximum positive Q31 value if the rounding step results in overflow.
DEXTR.L <i>rt,ac,shift</i> DEXTR_R.L <i>rt,ac,shift</i> DEXTR_RS.L <i>rt,ac,shift</i>	Q127	Q63	GPR	Misc	Extract a Q63 fractional value from the 64 least-significant bits of 128-bit accumulator <i>ac</i>. The accumulator value may be shifted right logically by <i>shift</i> bits prior to the extraction, and the extracted value may be optionally rounded or rounded and saturated before being written to register <i>rt</i>. The shift amount ranges from 0 to 31. The optional rounding adds 1 at the most-significant bit position discarded by the shift. The optional saturation clamps the extracted value to the maximum positive Q31 value if the rounding step results in overflow.

Table 4.6 List of Instructions in MIPS® DSP ASE in Accumulator and DSPControl Access Sub-class

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	App	Description
EXTR_S.H <i>rt,ac,shift</i>	Q63	Q15	GPR	Misc	Extract a Q15 fractional value from the 16 least-significant bits of 64-bit accumulator <i>ac</i>. The accumulator value may be shifted right logically by <i>shift</i> bits prior to the extraction, and the extracted value is saturated before being sign-extended to 64 bits and written to register <i>rt</i>. The <i>shift</i> argument value ranges from 0 to 31. The saturation clamps the extracted value to the maximum positive or minimum negative Q15 value if the shifted accumulator value cannot be represented accurately as a Q15 format value. On a MIPS64 processor, this instruction treats the 128-bit accumulator <i>ac</i> as a 64-bit accumulator, duplicating bit 31 of the accumulator <i>HI</i> and <i>LO</i> registers into the 32 most-significant bits of each.
EXTRV_S.H <i>rt,ac,rs</i>	Q63	Q15	GPR	Misc	Extract a Q15 fractional value from the 16 least-significant bits of 64-bit accumulator <i>ac</i>. The accumulator value may be shifted right logically by <i>shift</i> bits prior to the extraction, and the extracted value is saturated before being sign-extended to 64 bits and written to register <i>rt</i>. The <i>shift</i> argument ranges from 0 to 31 and is given by the five least-significant bits of register <i>rs</i>. The saturation clamps the extracted value to the maximum positive or minimum negative Q15 value if the shifted accumulator value cannot be represented accurately as a Q15 format value. On a MIPS64 processor, this instruction treats the 128-bit accumulator <i>ac</i> as a 64-bit accumulator, duplicating bit 31 of the accumulator <i>HI</i> and <i>LO</i> registers into the 32 most-significant bits of each.

Table 4.6 List of Instructions in MIPS® DSP ASE in Accumulator and DSPControl Access Sub-class

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	App	Description
DEXTR_S.H <i>rt,ac,shift</i>	Q127	Q15	GPR	Misc	Extract a Q15 fractional value from the 16 least-significant bits of 128-bit accumulator <i>ac</i>. The accumulator value may be shifted right logically by <i>shift</i> bits prior to the extraction, and the extracted value is saturated before being sign-extended to 64 bits and written to register <i>rt</i>. The <i>shift</i> argument ranges from 0 to 31 and is given by the five least-significant bits of register <i>rs</i>. The saturation clamps the extracted value to the maximum positive or minimum negative Q15 value if the shifted accumulator value cannot be represented accurately as a Q15 format value.
DEXTRV_S.H <i>rt,ac,rs</i>	Q127	Q15	GPR	Misc	Extract a Q15 fractional value from the 16 least-significant bits of 128-bit accumulator <i>ac</i>. The accumulator value may be shifted right logically by <i>shift</i> bits prior to the extraction, and the extracted value is saturated before being sign-extended to 64 bits and written to register <i>rt</i>. The <i>shift</i> argument ranges from 0 to 31 and is given by the five least-significant bits of register <i>rs</i>. The saturation clamps the extracted value to the maximum positive or minimum negative Q15 value if the shifted accumulator value cannot be represented accurately as a Q15 format value.
EXTRV.W <i>rt,ac,rs</i> EXTRV_R.W <i>rt,ac,rs</i> EXTRV_RS.W <i>rt,ac,rs</i>	Q63	Q31	GPR	Misc	Extract a Q31 fractional value from the 32 least-significant bits of 64-bit accumulator <i>ac</i>. The accumulator value may be shifted right logically by <i>shift</i> bits prior to the extraction, and the extracted value may be optionally rounded or rounded and saturated before being sign-extended to 64 bits and written to register <i>rt</i>. The <i>shift</i> argument value is provided by the five least-significant bits of <i>rs</i> and ranges from 0 to 31. The optional rounding step adds 1 at the most-significant bit position discarded by the shift. The optional saturation clamps the extracted value to the maximum positive Q31 value if the rounding step results in overflow. On a MIPS64 processor, this instruction treats the 128-bit accumulator <i>ac</i> as a 64-bit accumulator, duplicating bit 31 of the accumulator <i>HI</i> and <i>LO</i> registers into the 32 most-significant bits of each.

Table 4.6 List of Instructions in MIPS® DSP ASE in Accumulator and DSPControl Access Sub-class

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	App	Description
DEXTRV.W rt,ac,rs DEXTRV_R.W rt,ac,rs DEXTRV_RS.W rt,ac,rs	Q127	Q31	GPR	Misc	Extract a Q31 fractional value from the 32 least-significant bits of 128-bit accumulator <i>ac</i>. The accumulator value may be shifted right logically by <i>shift</i> bits prior to the extraction, and the extracted value may be optionally rounded or rounded and saturated before being sign-extended to 64 bits and written to register <i>rt</i>. The <i>shift</i> argument value is provided by the six least-significant bits of <i>rs</i> and ranges from 0 to 63. The optional rounding step adds 1 at the most-significant bit position discarded by the shift. The optional saturation clamps the extracted value to the maximum positive Q31 value if the rounding step results in overflow.
DEXTRV.L rt,ac,rs DEXTRV_R.L rt,ac,rs DEXTRV_RS.L rt,ac,rs	Q127	Q63	GPR	Misc	Extract a Q63 fractional value from the 64 least-significant bits of 128-bit accumulator <i>ac</i>. The accumulator value may be shifted right logically by <i>shift</i> bits prior to the extraction, and the extracted value may be optionally rounded or rounded and saturated before being written to register <i>rt</i>. The <i>shift</i> argument value is provided by the six least-significant bits of <i>rs</i> and ranges from 0 to 63. The optional rounding step adds 1 at the most-significant bit position discarded by the shift. The optional saturation clamps the extracted value to the maximum positive Q31 value if the rounding step results in overflow.
EXTP rt,ac,size EXTPV rt,ac,rs EXTPDP rt,ac,size EXTPDPV rt,ac,rs	Unsigned DWord	Unsigned Word	GPR / <i>DSPControl</i>	Audio / Video	Extract a set of <i>size</i>+1 contiguous bits from accumulator <i>ac</i>, right-justifying and sign-extending the result to 64 bits before writing the result to register <i>rt</i>. The position of the left-most bit to extract is given by the value of the <i>pos</i> field in the <i>DSPControl</i> register (see Appendix C for details). The number of bits (less one) to extract is provided either by the <i>size</i> immediate operand or by the five least-significant bits of <i>rs</i>. The EXTPDP and EXTPDPV instructions also decrement the <i>pos</i> field by <i>size</i>+1 to facilitate sequential bit field extraction operations.

Table 4.6 List of Instructions in MIPS® DSP ASE in Accumulator and DSPControl Access Sub-class

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	App	Description
DEXTP <i>rt,ac,size</i> DEXTPV <i>rt,ac,rs</i> DEXTDP <i>rt,ac,size</i> DEXTDPV <i>rt,ac,rs</i>	Unsigned 128 bits	Unsigned DWord	GPR / <i>DSPControl</i>	Audio / Video	Extract a set of <i>size</i> +1 contiguous bits from 128-bit accumulator <i>ac</i> , right-justifying and then sign-extending the result to 64 bits before writing to register <i>rt</i> . The position of the left-most bit to extract is given by the value of the <i>pos</i> field in the <i>DSPControl</i> register (see Appendix C for details). The number of bits (less one) to extract is provided either by the <i>size</i> immediate operand or by the five least-significant bits of <i>rs</i> . The DEXTDP and DEXTDPV instructions also decrement the <i>pos</i> field by <i>size</i> +1 to facilitate sequential bit field extraction operations.
SHILO <i>ac,shift</i> SHILOV <i>ac,rs</i>	Unsigned DWord	Unsigned DWord	<i>ac</i>	Misc	Shift accumulator <i>ac</i> left or right by the specified number of bits, writing the shifted value back to the accumulator. The signed shift argument is specified either by the immediate operand <i>shift</i> or by the six least-significant bits of register <i>rs</i> . A negative shift argument results in a right shift of up to 32 bits, and a positive shift argument results in a left shift of up to 31 bits. On a MIPS64 processor, this instruction treats the 128-bit accumulator <i>ac</i> as a 64-bit accumulator, duplicating bit 31 of the accumulator <i>HI</i> and <i>LO</i> registers into the 32 most-significant bits of each.
DSHILO <i>ac,shift</i> DSHILOV <i>ac,rs</i>	Unsigned 128 bits	Unsigned 128 bits	<i>ac</i>	Misc	Shift accumulator <i>ac</i> left or right by the specified number of bits, writing the shifted value back to the accumulator. The signed shift argument is specified either by the immediate operand <i>shift</i> or by the seven least-significant bits of register <i>rs</i> . A negative shift argument results in a right shift and a positive shift argument results in a left shift.
MTHLIP <i>rs, ac</i>	Unsigned Word	Unsigned Word	<i>ac</i> / <i>DSPControl</i>	Audio / Video	Copy the <i>LO</i> register of the specified accumulator to the <i>HI</i> register, copy <i>rs</i> to <i>LO</i> , and increment the <i>pos</i> field in <i>DSPControl</i> by 32.
DMTHLIP <i>rs, ac</i>	Unsigned DWord	Unsigned DWord	<i>ac</i> / <i>DSPControl</i>	Audio / Video	Copy the <i>LO</i> register of the specified accumulator to the <i>HI</i> register, copy <i>rs</i> to <i>LO</i> , and increment the <i>pos</i> field in <i>DSPControl</i> by 64.
MFHI/MFLO/MTHI/MTLO	Unsigned Word	Unsigned Word	GPR/ <i>ac</i>	Misc	Copy an unsigned word to or from the specified accumulator <i>HI</i> or <i>LO</i> register to the specified GPR.

Table 4.6 List of Instructions in MIPS® DSP ASE in Accumulator and DSPControl Access Sub-class

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	App	Description
WRDSP <i>rt</i> , <i>mask</i>	Unsigned Word	Unsigned Word	<i>DSPControl</i>	Misc	Overwrite specific fields in the <i>DSPControl</i> register using the corresponding bits from the specified GPR. Bits in the <i>mask</i> argument correspond to specific fields in <i>DSPControl</i> ; a value of 1 causes the corresponding <i>DSPControl</i> field to be overwritten using the corresponding bits in <i>rt</i> , otherwise the field is unchanged.
RDDSP <i>rt</i> , <i>mask</i>	Unsigned Word	Unsigned Word	GPR	Misc	Copy the values of specific fields in the <i>DSPControl</i> register to the specified GPR. Bits in the <i>mask</i> argument correspond to specific fields in <i>DSPControl</i> ; a value of 1 causes the corresponding <i>DSPControl</i> field to be copied to the corresponding bits in <i>rt</i> , otherwise the bits in <i>rt</i> are unchanged.

Table 4.7 List of Instructions in MIPS® DSP ASE in Indexed-Load Sub-class

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	App	Description
LBUX <i>rd</i> , <i>index</i> (<i>base</i>)	-	Unsigned byte	GPR	Misc	Index byte load from address <i>base</i> +(<i>index</i>). Loads the byte in the low-order bits of the destination register and zero-extends the result.
LHX <i>rd</i> , <i>index</i> (<i>base</i>)	-	Signed halfword	GPR	Misc	Index halfword load from address <i>base</i> +(<i>index</i>). Loads the halfword in the low-order bits of the register and sign-extends the result.
LWX <i>rd</i> , <i>index</i> (<i>base</i>)	-	Signed Word	GPR	Misc	Indexed word load from address <i>base</i> +(<i>index</i>). The result is sign-extended into the 32 most-significant bits of the destination.
LDX <i>rd</i> , <i>index</i> (<i>base</i>)	-	Signed DWord	GPR	Misc	Load a doubleword from address <i>base</i> +(<i>index</i>).

Table 4.8 List of Instructions in MIPS® DSP ASE in Branch Sub-class

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	App	Description
BPOSGE32 <i>offset</i>	-	-	-	Audio / Video	Branch if the <i>pos</i> value is greater than or equal to integer 32.

Table 4.8 List of Instructions in MIPS® DSP ASE in Branch Sub-class (Continued)

Instruction Mnemonics	Input Data Type	Output Data Type	Writes GPR / ac / DSPControl	App	Description
BPOSGE64 offset	-	-	-	Audio / Video	As above, but branching happens when the pos field value in <i>DSPControl</i> is greater than or equal to 64, to account for the 128 bit wide <i>HI-LO</i> in the MIPS64 architecture.

Instruction Encoding

5.1 Instruction Bit Encoding

This chapter describes the bit encoding tables used for the MIPS DSP ASE. Table 5.1 describes the meaning of the symbols used in the tables. These tables only list the instruction encoding for the MIPS DSP ASE instructions. See Volumes I and II of this multi-volume set for a full encoding of all instructions.

Figure 5.1 shows a sample encoding table and the instruction *opcode* field this table encodes. Bits 31..29 of the *opcode* field are listed in the left-most columns of the table. Bits 28..26 of the *opcode* field are listed along the top-most rows of the table. Both decimal and binary values are given, with the first three bits designating the row, and the last three bits designating the column.

An instruction's encoding is found at the intersection of a row (bits 31..29) and column (bits 28..26) value. For instance, the *opcode* value for the instruction labelled EX1 is 33 (decimal, row and column), or 011011 (binary). Similarly, the *opcode* value for EX2 is 64 (decimal), or 110100 (binary).

Figure 5.1 Sample Bit Encoding Table




Table 5.1 Symbols Used in the Instruction Encoding Tables

Symbol	Meaning
*	Operation or field codes marked with this symbol are reserved for future use. Executing such an instruction must cause a Reserved Instruction Exception.
δ	(Also <i>italic</i> field name.) Operation or field codes marked with this symbol denotes a field class. The instruction word must be further decoded by examining additional tables that show values for another instruction field.
β	Operation or field codes marked with this symbol represent a valid encoding for a higher-order MIPS ISA level. Executing such an instruction must cause a Reserved Instruction Exception.
$\perp$	Operation or field codes marked with this symbol represent instructions which are not legal if the processor is configured to be backward compatible with MIPS32 processors. If the processor is executing in Kernel Mode, Debug Mode, or 64-bit instructions are enabled, execution proceeds normally. In other cases, executing such an instruction must cause a Reserved Instruction Exception (non-coprocessor encoding or coprocessor instruction encoding for a coprocessor to which access is allowed) or a Coprocessor Unusable Exception (coprocessor instruction encoding for a coprocessor to which access is not allowed).
θ	Operation or field codes marked with this symbol are available to licensed MIPS partners. To avoid multiple conflicting instruction definitions, MIPS Technologies will assist the partner in selecting appropriate encoding if requested by the partner. The partner is not required to consult with MIPS Technologies when one of these encoding is used. If no instruction is encoded with this value, executing such an instruction must cause a Reserved Instruction Exception (<i>SPECIAL2</i> encoding or coprocessor instruction encoding for a coprocessor to which access is allowed) or a Coprocessor Unusable Exception (coprocessor instruction encoding for a coprocessor to which access is not allowed).
σ	Field codes marked with this symbol represent an EJTAG support instruction and implementation of this encoding is optional for each implementation. If the encoding is not implemented, executing such an instruction must cause a Reserved Instruction Exception. If the encoding is implemented, it must match the instruction encoding as shown in the table.
ε	Operation or field codes marked with this symbol are reserved for MIPS Application Specific Extensions. If the ASE is not implemented, executing such an instruction must cause a Reserved Instruction Exception.
ϕ	Operation or field codes marked with this symbol are obsolete and will be removed from a future revision of the MIPS64 ISA. Software should avoid using these operation or field codes.
$\oplus$	Operation or field codes marked with this symbol are valid for Release 2 implementations of the architecture. Executing such an instruction in a Release 1 implementation must cause a Reserved Instruction Exception.

Table 5.2 MIPS64® DSP ASE Encoding of Opcode Field

opcode		bits 28..26							
bits 31..29		0	1	2	3	4	5	6	7
		000	001	010	011	100	101	110	111
0	000		REGIMM δ						
1	001								
2	010								
3	011								SPECIAL3 δθ
4	100								
5	101								
6	110								
7	111								

The instructions in the MIPS DSP ASE are encoded in the *SPECIAL3* space under the *opcode* map as shown in [Table 5.2](#) and [Table 5.3](#). The sub-encoding for individual instructions defined by the MIPS DSP ASE are shown in the following tables in this chapter.

Table 5.3 MIPS64® SPECIAL3¹ Encoding of Function Field for DSP ASE Instructions²

function		bits 2..0							
bits 5..3		0	1	2	3	4	5	6	7
		000	001	010	011	100	101	110	111
0	000								
1	001			LX δ	*	INSV	DINSV	*	*
2	010	ADDU.QB δ	CMPUI.EQ.QB δ	ABSQ_S.PH δ	SHLL.QB δ	ADDU.OB δ	CMPUI.EQ.OB δ	ABSQ_S.QH δ	SHLL.OB δ
3	011	ADDUH.QB δ	*	*	*	*	*	*	*
4	100		*	*	*		*	*	*
5	101	*	*	*	*	*	*	*	*
6	110	DPA.W.PH δ	APPEND δ	*	*	DPAQ.W.QH δ	*	*	*
7	111	EXTR.W δ	*	*		DEXTR.W δ	*	*	*

1. Release 2 of the Architecture added the *SPECIAL3* opcode. Implementations of Release 1 of the Architecture signaled a Reserved Instruction Exception for this opcode and all function field values shown above.
2. The empty slots in this table are used by Release 2 instructions not shown here, refer to Volume II of this multi-volume specification for these instructions.

Table 5.4 MIPS64® REGIMM Encoding of rt Field

rt		bits 18..16							
bits 20..19		0	1	2	3	4	5	6	7
		000	001	010	011	100	101	110	111
0	00					*	*	*	*
1	01						*		*
2	10					*	*	*	*
3	11	*	*	*	*	BPOSGE32	BPOSGE64	*	

Each MIPS DSP ASE instruction sub-class in *SPECIAL3* that needs further decoding, is done via the *op* field as shown in [Figure 5.2](#).

Figure 5.2 SPECIAL3 Encoding of ADDU.QB/CMPU.EQ.QB/ADDU.OB/CMPU.EQ.OB Instruction Sub-classes

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111						rs	rt	rd	op	ADDU.QB 01 0000	
6						5	5	5	5	6	

Table 5.5 MIPS64® ADDU.QB Encoding of op Field¹

op		bits 8..6							
		0	1	2	3	4	5	6	7
bits 10..9		000	001	010	011	100	101	110	111
0	00	ADDU.QB	SUBU.QB	*	*	ADDU_S.QB	SUBU_S.QB	MULEU_S.PH.Q BL	MULEU_S.PH.Q BR
1	01	ADDU.PH	SUBU.PH	ADDQ.PH	SUBQ.PH	ADDU_S.PH	SUBU_S.PH	ADDQ_S.PH	SUBQ_S.PH
2	10	ADDSC	ADDWC	MODSUB	*	RADDU.W.QB	*	ADDQ_S.W	SUBQ_S.W
3	11	*	*	*	*	MULEQ_S.W.PH L	MULEQ_S.W.PH R	MULQ_S.PH	MULQ_RS.PH

1. The op field is decoded to identify the final instructions. Entries in this table with no mnemonic are reserved for future use by MIPS Technologies and may or may not cause a Reserved Instruction exception.

Table 5.6 MIPS64® ADDU.OB Encoding of the op Field

op		bits 8..6							
		0	1	2	3	4	5	6	7
bits 10..9		000	001	010	011	100	101	110	111
0	00	ADDU.OB	SUBU.OB	*	*	ADDU_S.OB	SUBU_S.OB	MULEU_S.QH.O BL	MULEU_S.QH.O BR
1	01	ADDUH.QH	SUBU.QH	ADDQ.QH	SUBQ.QH	ADDU_S.QH	SUBU_S.QH	ADDQ_S.QH	SUBQ_S.QH
2	10	*	*	ADDQ.PW	SUBQ.PW	RADDU.L.OB	*	ADDQ_S.PW	SUBQ_S.PW
3	11	*	SUBUH.OB	*	SUBUH_R.OB	MULEQ_S.PW.Q HL	MULEQ_S.PW.Q HR	*	MULQ_RS.QH

Table 5.7 MIPS64® CMPU.EQ.QB Encoding of op Field

op		bits 8..6							
		0	1	2	3	4	5	6	7
bits 10..9		000	001	010	011	100	101	110	111
0	00	CMPU.EQ.QB	CMPU.LT.QB	CMPU.LE.QB	PICK.QB	CMPGU.EQ.QB	CMPGU.LT.QB	CMPGU.LE.QB	*
1	01	CMPEQ.PH	CMPLT.PH	CMPLE.PH	PICK.PH	PRECRQ.QB.PH	PRECR.QB.PH	PACKRL.PH	PRECRQU_S.Q B.PH
2	10	*	*	*	*	PRECRQ.PH.W	PRECRQ_RS.P H.W	*	*
3	11	CMPGDU.EQ.Q B	CMPGDU.LT.QB	CMPGDU.LE.QB	*	*	*	PRECR_SRA.P H.W	PRECR_SRA_R. PH.W

Table 5.8 MIPS64® CMPU.EQ.OB Encoding of op Field

op		bits 8..6							
		0	1	2	3	4	5	6	7
bits 10..9		000	001	010	011	100	101	110	111
0	00	CMPU.EQ.OB	CMPU.LT.OB	CMPU.LE.OB	PICK.OB	CMPGU.EQ.OB	CMPGU.LT.OB	CMPGU.LE.OB	*
1	01	CMPEQ.QH	CMPLT.QH	CMPL.E.QH	PICK.QH	PRECRQ.OB.QH	PRECR.OB.QH	PACKRL.PW	PRECRQU_S.OB.QH
2	10	CMPEQ.PW	CMPLT.PW	CMPL.E.PW	PICK.PW	PRECRQ.QH.PW	PRECRQ_RS.QH.PW	*	*
3	11	CMPGDU.EQ.OB	CMPGDU.LT.OB	CMPGDU.LE.OB	*	PRECRQ.PW.L	*	PRECR_SRA.QH.PW	PRECR_SRA_R.QH.PW

Figure 5.3 SPECIAL3 Encoding of ABSQ_S.PH/ABSQ_S.QH Instruction Sub-class without Immediate Field

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			0		rt		rd		ABSQ_S.PH/QH 01001		ABSQ_S.PH/QH 01 0010/010110
6			5		5		5		5		6

Figure 5.4 SPECIAL3 Encoding of ABSQ_S.PH/ABSQ_S.QH Instruction Sub-class with Immediate Field

31	26	25	16	15	11	10	6	5	0
SPECIAL3 011111		immediate			rd		REPL.PH/QH 01010	ABSQ_S.PH/QH 01 0010/010110	
6		10			5		5	6	

Table 5.9 MIPS64® ABSQ_S.PH Encoding of op Field

op		bits 8..6							
		0	1	2	3	4	5	6	7
bits 10..9		000	001	010	011	100	101	110	111
0	00	*	ABSQ_S.QB	REPL.QB	REPLV.QB	PRECEQU.PH.QBL	PRECEQU.PH.QBR	PRECEQU.PH.QBLA	PRECEQU.PH.QBRA
1	01	*	ABSQ_S.PH	REPL.PH	REPLV.PH	PRECEQ.W.PHL	PRECEQ.W.PHR	*	*
2	10	*	ABSQ_S.W	*	*	*	*	*	*
3	11	*	*	*	BITREV	PRECEU.PH.QBL	PRECEU.PH.QBR	PRECEU.PH.QBLA	PRECEU.PH.QBRA

Table 5.10 MIPS64® ABSQ_S.QH Encoding of op Field

op		bits 8..6							
		0	1	2	3	4	5	6	7
bits 10..9		000	001	010	011	100	101	110	111
0	00	*	*	REPL.OB	REPLV.OB	PRECEQU.PH.QBL	PRECEQU.PH.QBR	PRECEQU.PH.QBLA	PRECEQU.PH.QBRA
1	01	*	ABSQ_S.QH	REPL.QH	REPLV.QH	PRECEQ.PW.QHL	PRECEQ.PW.QHR	PRECEQ.PW.PHLA	PRECEQ.PW.PHRA
2	10	*	ABSQ_S.PW	REPL.PW	REPLV.PW	PRECEQ.L.PWL	PRECEQ.L.PWR	*	*
3	11	*	*	*	*	PRECEU.QH.QBL	PRECEU.QH.QBR	PRECEU.QH.QBLA	PRECEU.QH.QBRA

Figure 5.5 SPECIAL3 Encoding of SHLL.QB/SHLL.OB Instruction Sub-class

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111		rs/sa		rt		rd		op		SHLL.QB/SHLL.OB 010011/010111	
6		5		5		5		5		6	

Table 5.11 MIPS64® SHLL.QB Encoding of op Field

op		bits 8..6							
		0	1	2	3	4	5	6	7
bits 10..9		000	001	010	011	100	101	110	111
0	00	SHLL.QB	SHRL.QB	SHLLV.QB	SHRLV.QB	SHRA.QB	SHRA_R.QB	SHRAV.QB	SHRAV_R.QB
1	01	SHLL.PH	SHRA.PH	SHLLV.PH	SHRAV.PH	SHLL_S.PH	SHRA_R.PH	SHLLV_S.PH	SHRAV_R.PH
2	10	*	*	*	*	SHLL_S.W	SHRA_R.W	SHLLV_S.W	SHRAV_R.W
3	11	*	SHRL.PH	*	SHRLV.PH	*	*	*	*

Table 5.12 MIPS64® SHLL.OB Encoding of op Field

op		bits 8..6							
		0	1	2	3	4	5	6	7
bits 10..9		000	001	010	011	100	101	110	111
0	00	SHLL.OB	SHRL.OB	SHLLV.OB	SHRLV.OB	SHRA.OB	SHRA_R.OB	SHRAV.OB	SHRAV_R.OB
1	01	SHLL.QH	SHRA.QH	SHLLV.QH	SHRAV.QH	SHLL_S.QH	SHRA_R.QH	SHLLV_S.QH	SHRAV_R.QH
2	10	SHLL.PW	SHRA.PW	SHLLV.PW	SHRAV.PW	SHLL_S.PW	SHRA_R.PW	SHLLV_S.PW	SHRAV_R.PW
3	11	*	SHRL.QH	*	SHRLV.QH	*	*	*	*

For the LX sub-class of instructions, the format to interpret the op field is similar to the instructions above, with the exception that the rs and rt fields are named to be the base and index fields respectively for the indexed load operation. The instruction format is shown in [Figure 5.6](#).

Figure 5.6 SPECIAL3 Encoding of LX Instruction Sub-class

31	26	25	21	20	16	15	11	10	6	5	0				
SPECIAL3 011111						base		index		rd		op		LX 00 1010	
6						5		5		5		5		6	

Table 5.13 MIPS64® LX Encoding of op Field

op		bits 8..6							
		0	1	2	3	4	5	6	7
bits 10..9		000	001	010	011	100	101	110	111
0	00	LWX	*	*	*	LHX	*	LBUX	*
1	01	LDX	*	*	*	*	*	*	*
2	10	*	*	*	*	*	*	*	*
3	11	*	*	*	*	*	*	*	*

The sub-class of DPA.W.PH and DPAQ.W.QH instructions target one of the accumulators for the destination. These instructions use the lower bits of the rd field of the opcode to specify the accumulator number which can range from 0 to 3. This format is shown in Figure 5.7.

Figure 5.7 SPECIAL3 Encoding of DPA.W.PH/DPAQ.W.QH Instruction Sub-class

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111			rs		rt		0	ac	op		DPA.W.PH 11 0000		
6			5		5		3	2	5		6		

Table 5.14 MIPS64® DPA.W.PH Encoding of op Field

op		bits 8..6							
		0	1	2	3	4	5	6	7
bits 10..9		000	001	010	011	100	101	110	111
0	00	DPA.W.PH	DPS.W.PH	MULSA.W.PH	DPAU.H.QBL	DPAQ_S.W.PH	DPSQ_S.W.PH	MULSAQ_S.W.PH	DPAU.H.QBR
1	01	DPAX.W.PH	DPSX.W.PH	*	DPSU.H.QBL	DPAQ_SA.L.W	DPSQ_SA.L.W	*	DPSU.H.QBR
2	10	MAQ_SA.W.PHL	*	MAQ_SA.W.PHR	*	MAQ_S.W.PHL	*	MAQ_S.W.PHR	*
3	11	DPAQX_S.W.PH	DPSQX_S.W.PH	DPAQX_SA.W.PH	DPSQX_SA.W.PH	*	*	*	*

Table 5.15 MIPS64® DPAQ.W.QH Encoding of op Field

op		bits 8..6							
		0	1	2	3	4	5	6	7
bits 10..9		000	001	010	011	100	101	110	111
0	00	DPA.W.QH	DPS.W.QH	DMADD	DPAU.H.OBL	DPAQ_S.W.QH	DPSQ_S.W.QH	MULSAQ_S.W.QH	DPAU.H.OBR
1	01	DPAX.W.QH	DPSX.W.QH	DMSUB	DPSU.H.OBL	DPAQ_SA.L.PW	DPSQ_SA.L.PW	MULSAQ_S.L.PW	DPSU.H.OBR
2	10	MAQ_SA.W.QHL	MAQ_SA.W.QHL	MAQ_SA.W.QHRL	MAQ_SA.W.QHRR	MAQ_S.W.QHLL	MAQ_S.W.QHLR	MAQ_S.W.QHRL	MAQ_S.W.QHRR
3	11	DPAQX_S.W.QH	DPSQX_S.W.QH	DPAQX_SA.W.QH	DPSQX_SA.W.QH	MAQ_S.L.PWL	DMADDU	MAQ_S.L.PWR	DMSUBU

The *EXTR.W* sub-class is an assortment that has three types of instructions:

1. In the first one, the destination is a GPR and this is specified by the rt field in the opcode, as shown in Figure 5.8. The source is an accumulator and this comes from the right-most 2 bits of the rd field, again, as shown in the figure. When a second source must be specified, then the rs field is used. The second value could be a 5-bit immediate or a variable from a GPR. The first and the second rows of Table 5.16 show this type of instruction.
2. The RDDSP and WRDSP instructions specify one immediate 6 bit mask field and a GPR that holds both the position and size values, as seen in Figure 5.9.
3. The MTHLIP instruction copies the LO part of the specified accumulator to the HI, the GPR contents to LO. In this case, the source rs field is used and the destination is specified by ac, which is both a source and destination, as shown in Figure 5.10. The SHILO and SHILOV instructions which shift the HI-LO pair and leave the result in the HI-LO register pair is a variant that does not use the source rs register. The shift amount can be specified as an immediate value or in the rs register as a variable value.

Figure 5.8 SPECIAL3 Encoding Example for EXTR.W/DEXTR.W Instruction Sub-class Type 1

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111			shift/rs		rt		0		ac	D/EXTR_R / D/EXTRV_R 00100/00101		EXTR.W/DEXTR.W 111000/111100	
6			5		5		3		2	5		6	

Figure 5.9 SPECIAL3 Encoding Example for EXTR.W Instruction Sub-class Type 2

31	26	25	21	20	17	16	11	10	6	5	0		
SPECIAL3 011111						rs		0	mask		WRDSP 10011	EXTR.W 111000	
6						5		4	6		5	6	

Figure 5.10 SPECIAL3 Encoding Example for EXTR.W Instruction Sub-class Type 3

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111		0/rs/shift		0		0		ac		MTHLIP/ SHILOV/SHILO 11xxx		EXTR.W 111000	
6		5		5		3		2		5		6	


Table 5.16 MIPS64® EXTR.W Encoding of op Field

op		bits 8..6							
		0	1	2	3	4	5	6	7
bits 10..9		000	001	010	011	100	101	110	111
0	00	EXTR.W	EXTRV.W	EXTP	EXTPV	EXTR_R.W	EXTRV_R.W	EXTR_RS.W	EXTRV_RS.W
1	01	*	*	EXTPDP	EXTPDPV	*	*	EXTR_S.H	EXTRV_S.H
2	10	*	*	RDDSP	WRDSP	*	*	*	*
3	11	*	*	SHILO	SHILOV	*	*	*	MTHLIP

Table 5.17 MIPS64® DEXTR.W Encoding of op Field

op		bits 8..6							
		0	1	2	3	4	5	6	7
bits 10..9		000	001	010	011	100	101	110	111
0	00	DEXTR.W	DEXTRV.W	DEXTP	DEXTPV	DEXTR_R.W	DEXTRV_R.W	DEXTR_RS.W	DEXTRV_RS.W
1	01	*	*	DEXTPDP	DEXTPDPV	*	*	DEXTR_S.H	DEXTRV_S.H
2	10	DEXTR.L	DEXTRV.L	*	*	DEXTR_R.L	DEXTRV_R.L	DEXTR_RS.L	DEXTRV_RS.L
3	11	*	*	DSHILO	DSHILOV	*	*	*	DMTHLIP

Finally, the opcode change for the MFHI and MTLO instructions requires the specification of the accumulator number. For the MTHI and MTLO instructions, the change will use bits 11 and 12 of the opcode to specify the accumulator, where the value of 0 provides backwards compatibility and refers to the original Hi-Lo pair. For the MFHI and MFLO instructions, the change will use bits 21 and 22 to encode the accumulator, and zero is the original pair as before.


Figure 5.11 SPECIAL3 Encoding of ADDUH.QB/ADUOH.OB Instruction Sub-classes**Table 5.18 MIPS64® ADDUH.QB Encoding of op Field¹**

op		bits 8..6							
		0	1	2	3	4	5	6	7
bits 10..9		000	001	010	011	100	101	110	111
0	00	ADDUH.QB	SUBUH.QB	ADDUH_R.QB	SUBUH_R.QB	*	*	*	*
1	01	ADDQH.PH	SUBQH.PH	ADDQH_R.PH	SUBQH_R.PH	MUL.PH	*	MUL_S.PH	*
2	10	ADDQH.W	SUBQH.W	ADDQH_R.W	SUBQH_R.W	*	*	MULQ_S.W	MULQ_RS.W
3	11	*	*	*	*	*	*	*	*

1. The op field is decoded to identify the final instructions. Entries in this table with no mnemonic are reserved for future use by MIPS Technologies and may or may not cause a Reserved Instruction exception.

Table 5.19 MIPS64® ADDUH.OB Encoding of the op Field

op		bits 8..6							
		0	1	2	3	4	5	6	7
bits 10..9		000	001	010	011	100	101	110	111
0	00	ADDUH.OB	*	ADDUH_R.QB	*	*	*	*	*
1	01	ADDQH.QH	SUBQH.QH	ADDQH_R.QH	SUBQH_R.QH	MUL.QH	*	MUL_S.QH	*
2	10	ADDQH.PW	SUBQH.PW	ADDQH_R.PW	SUBQH_R.PW	*	*	MULQ_S.PW	MULQ_RS.PW
3	11	*	*	*	*	*	*	*	*

Figure 5.12 SPECIAL3 Encoding of APPEND/DAPPEND Instruction Sub-class**Table 5.20 MIPS64® APPEND Encoding of op Field**

op		bits 8..6							
		0	1	2	3	4	5	6	7
bits 10..9		000	001	010	011	100	101	110	111
0	00	APPEND	PREPEND	*	*	*	*	*	*
1	01	*	*	*	*	*	*	*	*
2	10	BALIGN	*	*	*	*	*	*	*
3	11	*	*	*	*	*	*	*	*

Table 5.21 MIPS64® DAPPEND Encoding of op Field

op		bits 8..6							
		0	1	2	3	4	5	6	7
bits 10..9		000	001	010	011	100	101	110	111
0	00	DAPPEND	PREPENDW	*	PREPENDD	*	*	*	*
1	01	*	*	*	*	*	*	*	*
2	10	DBALIGN	*	*	*	*	*	*	*
3	11	*	*	*	*	*	*	*	*

The MIPS® DSP ASE Instruction Set

6.1 Compliance and Subsetting

There are no instruction subsets allowed for the MIPS DSP ASE and MIPS DSP ASE Rev 2—all instructions must be implemented with all data format types as shown. Instructions are listed in alphabetical order, with a secondary sort on data type format from narrowest to widest, i.e., quad byte, paired halfword, word, octal byte, quad halfword, paired word, and doubleword.

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL3 011111	0	rt	rd	ABSQ_S.OB 00001	ABSQ_S.QH 010110	
6	5	5	5	5	6	

Format: ABSQ_S.OB rd, rt

MIPS64DSP-R2

Purpose: Find Absolute Value of Eight Fractional Byte Values

Find the absolute value of eight fractional byte vector elements with saturation.

Description: $rd \leftarrow \text{sat8}(\text{abs}(rt_{63..56})) \parallel \text{sat8}(\text{abs}(rt_{55..48})) \parallel \text{sat8}(\text{abs}(rt_{47..40})) \parallel \text{sat8}(\text{abs}(rt_{39..32})) \parallel \text{sat8}(\text{abs}(rt_{31..24})) \parallel \text{sat8}(\text{abs}(rt_{23..16})) \parallel \text{sat8}(\text{abs}(rt_{15..8})) \parallel \text{sat8}(\text{abs}(rt_{7..0}))$

For each value in the eight Q7 fractional byte elements in register *rt*, the absolute value is found and written to the corresponding fractional byte in register *rd*. If any input value is the minimum Q7 value (-1.0 in decimal, 0x80 in hexadecimal), the corresponding result is saturated to 0x7F.

This instruction sets bit 20 in the *DSPControl* register in the *ouflag* field if any input value was saturated.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempH7..0 ← satAbs8( GPR[rt]63..56 )
tempG7..0 ← satAbs8( GPR[rt]55..48 )
tempF7..0 ← satAbs8( GPR[rt]47..40 )
tempE7..0 ← satAbs8( GPR[rt]39..32 )
tempD7..0 ← satAbs8( GPR[rt]31..24 )
tempC7..0 ← satAbs8( GPR[rt]23..16 )
tempB7..0 ← satAbs8( GPR[rt]15..8 )
tempA7..0 ← satAbs8( GPR[rt]7..0 )
GPR[rd]63..0 ← tempH7..0 || tempG7..0 || tempF7..0 || tempE7..0 || tempD7..0 ||
tempC7..0 || tempB7..0 || tempA7..0
```

```
function satAbs8( a7..0 )
  if ( a7..0 = 0x80 ) then
    DSPControl_ouflag:20 ← 1
    temp7..0 ← 0x7F
  else
    if ( a7 = 1 ) then
      temp7..0 ← -a7..0
    else
      temp7..0 ← a7..0
    endif
  endif
  return temp7..0
endfunction satAbs8
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			0 00000		rt		rd		ABSQ_S.PH 01001		ABSQ_S.PH 010010
6			5		5		5		5		6

Format: ABSQ_S.PH rd, rt

MIPSDSP

Purpose: Find Absolute Value of Two Fractional Halfwords

Find the absolute value of each of a pair of Q15 fractional halfword values with 16-bit saturation.

Description: $rd \leftarrow \text{sign_extend}(\text{sat16}(\text{abs}(rt_{31..16})) \parallel \text{sat16}(\text{abs}(rt_{15..0})))$

For each value in the right-most pair of Q15 fractional halfword values in register *rt*, the absolute value is found and written to the corresponding Q15 halfword in register *rd*. If either input value is the minimum Q15 value (-1.0 in decimal, 0x8000 in hexadecimal), the corresponding result is saturated to 0x7FFF. The upper 32 bits of register *rt* are ignored.

The sign of the left-most halfword result is extended into the 32 most-significant bits of the destination register.

This instruction sets bit 20 in the *DSPControl* register in the *ouflag* field if either input value was saturated.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempB15..0 ← satAbs16( GPR[rt]31..16 )
tempA15..0 ← satAbs16( GPR[rt]15..0 )
GPR[rd]63..0 ← (tempB15)32 || tempB15..0 || tempA15..0

function satAbs16( a15..0 )
  if ( a15..0 = 0x8000 ) then
    DSPControl_ouflag:20 ← 1
    temp15..0 ← 0x7FFF
  else
    if ( a15 = 1 ) then
      temp15..0 ← -a15..0
    else
      temp15..0 ← a15..0
    endif
  endif
  return temp15..0
endfunction satAbs16
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			0		rt		rd		ABSQ_S.PW 10001		ABSQ_S.QH 010110
6			5		5		5		5		6

Format: ABSQ_S.PW rd, rt

MIPS64DSP

Purpose: Find Absolute Value of Two Fractional Words

Find the absolute value of each of a pair of fractional Q31 values with 32-bit saturation.

Description: $rd \leftarrow \text{sat32}(\text{abs}(rt_{63..32})) \mid \mid \text{sat32}(\text{abs}(rt_{31..0}))$

For each value in the pair of Q31 fractional values in register *rt*, the absolute value is found and written to the corresponding Q31 fractional word in destination register *rd*. If the input value is the minimum Q31 value (-1.0 in decimal, 0x80000000 in hexadecimal), the result is saturated to 0x7FFFFFFF.

This instruction sets bit 20 in *ouflag* field of the *DSPControl* register if either input value was saturated.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempB31..0 ← satAbs32( GPR[rt]63..32 )
tempA31..0 ← satAbs32( GPR[rt]31..0 )
GPR[rd]63..0 ← tempB31..0 || tempA31..0
```

```
function satAbs32( a31..0 )
  if ( a31..0 = 0x80000000 ) then
    DSPControlouflag:20 ← 1
    temp31..0 ← 0x7FFFFFFF
  else
    if ( a31 = 1 ) then
      temp31..0 ← -a31..0
    else
      temp31..0 ← a31..0
    endif
  endif
  return temp31..0
endfunction satAbs32
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			0		rt		rd		ABSQ_S.QB 00001		ABSQ_S.PH 010010
6			5		5		5		5		6

Format: ABSQ_S.QB rd, rt

MIPSDSP-R2

Purpose: Find Absolute Value of Four Fractional Byte Values

Find the absolute value of four fractional byte vector elements with saturation.

Description: $rd \leftarrow \text{sign_extend}(\text{sat8}(\text{abs}(\text{rt}_{31..24})) \parallel \text{sat8}(\text{abs}(\text{rt}_{23..16})) \parallel \text{sat8}(\text{abs}(\text{rt}_{15..8})) \parallel \text{sat8}(\text{abs}(\text{rt}_{7..0})))$

For each value in the four right-most Q7 fractional byte elements in register *rt*, the absolute value is found and written to the corresponding byte in register *rd*. If either input value is the minimum Q7 value (-1.0 in decimal, 0x80 in hexadecimal), the corresponding result is saturated to 0x7F. The upper 32 bits of register *rt*s are ignored.

The sign of the left-most byte result is extended into the 32 most-significant bits of destination register *rd*.

This instruction sets bit 20 in *ouflag* field of the *DSPControl* register if any input value was saturated.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempD7..0 ← abs8( GPR[rt]31..24 )
tempC7..0 ← abs8( GPR[rt]23..16 )
tempB7..0 ← abs8( GPR[rt]15..8 )
tempA7..0 ← abs8( GPR[rt]7..0 )
GPR[rd]63..0 ← (tempD7)32 || tempD7..0 || tempC7..0 || tempB7..0 || tempA7..0
```

```
function abs8( a7..0 )
  if ( a7..0 = 0x80 ) then
    DSPControl_ouflag:20 ← 1
    temp7..0 ← 0x7F
  else
    if ( a7 = 1 ) then
      temp7..0 ← -a7..0
    else
      temp7..0 ← a7..0
    endif
  endif
  return temp7..0
endfunction abs8
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			0		rt		rd		ABSQ_S.QH 01001		ABSQ_S.QH 010110
6			5		5		5		5		6

Format: ABSQ_S.QH rd, rt

MIPS64DSP

Purpose: Find Absolute Value of Four Fractional Halfwords

Find the absolute value of each of four Q15 fractional halfword vector elements with 16-bit saturation.

Description: $rd \leftarrow \text{sat16}(\text{abs}(rt_{63..48})) \parallel \text{sat16}(\text{abs}(rt_{47..32})) \parallel \text{sat16}(\text{abs}(rt_{31..16})) \parallel \text{sat16}(\text{abs}(rt_{15..0}))$

For each value in the set of four Q15 fractional halfword values in register *rt*, the absolute value is found and written to the corresponding Q15 halfword in register *rd*. If the input value is the minimum Q15 value (-1.0 in decimal, 0x8000 in hexadecimal), the output result is saturated to 0x7FFF.

This instruction writes bit 20 in ouflag field of the *DSPControl* register if any of the four input values were saturated.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

tempD15..0 ← satAbs16( GPR[rt]63..48 )
tempC15..0 ← satAbs16( GPR[rt]47..32 )
tempB15..0 ← satAbs16( GPR[rt]31..16 )
tempA15..0 ← satAbs16( GPR[rt]15..0 )
GPR[rd]63..0 ← tempD15..0 || tempC15..0 || tempB15..0 || tempA15..0

function satAbs16( a15..0 )
  if ( a = 0x8000 ) then
    DSPControl_ouflag:20 ← 1
    temp15..0 ← 0x7FFF
  else
    if ( a15 = 1 ) then
      temp15..0 ← -a15..0
    else
      temp15..0 ← a15..0
    endif
  endif
  return temp15..0
endfunction satAbs16

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			0		rt		rd		ABSQ_S.W 10001		ABSQ_S.PH 010010
6			5		5		5		5		6

Format: ABSQ_S.W rd, rt

MIPSDSP

Purpose: Find Absolute Value of Fractional Word

Find the absolute value of a fractional Q31 value with 32-bit saturation.

Description: $rd \leftarrow \text{sign_extend}(\text{sat32}(\text{abs}(rt_{31..0})))$

The absolute value of the right-most Q31 fractional value in register *rt* is found, sign-extended to 64 bits, and written to destination register *rd*. If the input value is the minimum Q31 value (-1.0 in decimal, 0x80000000 in hexadecimal), the result is saturated to 0x7FFFFFFF before being sign-extended and written to register *rd*.

This instruction sets bit 20 in the *DSPControl* register in the *ouflag* field if the input value was saturated.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

temp31..0 ← satAbs32( GPR[rt]31..0 )
GPR[rd]63..0 ← (temp31)32 || temp31..0

function satAbs32( a31..0 )
  if ( a31..0 = 0x80000000 ) then
    DSPControlouflag:20 ← 1
    temp31..0 ← 0x7FFFFFFF
  else
    if ( a31 = 1 ) then
      temp31..0 ← -a31..0
    else
      temp31..0 ← a31..0
    endif
  endif
  return temp31..0
endfunction satAbs32

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL3 011111	rs	rt	rd	ADDQ.PH 01010	ADDU.QB 010000	
SPECIAL3 011111	rs	rt	rd	ADDQ_S.PH 01110	ADDU.QB 010000	
6	5	5	5	5	6	

Format: ADDQ[_S].PH

ADDQ.PH rd, rs, rt

ADDQ_S.PH rd, rs, rt

MIPSDSP

MIPSDSP

Purpose: Add Fractional Halfword Vectors

Element-wise addition of two vectors of Q15 fractional values to produce a vector of Q15 fractional results, with optional saturation.

Description: $rd \leftarrow \text{sign_extend}(\text{sat16}(rs_{31..16} + rt_{31..16}) \parallel \text{sat16}(rs_{15..0} + rt_{15..0}))$

Each of the two right-most fractional halfword elements in register *rt* are added to the corresponding fractional halfword elements in register *rs*.

For the non-saturating version of the instruction, the result of each addition is written into the corresponding element in register *rd*. If the addition results in overflow or underflow, the result modulo 2 is written to the corresponding element in register *rd*.

For the saturating version of the instruction, signed saturating arithmetic is performed, where an overflow is clamped to the largest representable value (0x7FFF hexadecimal) and an underflow to the smallest representable value (0x8000 hexadecimal) before being written to the destination register *rd*.

For each instruction, the sign of the left-most halfword result is extended into the 32 most-significant bits of the destination register.

For each instruction, if either of the individual additions result in underflow, overflow, or saturation, a 1 is written to bit 20 in the *DSPControl* register in the ouflag field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

ADDQ.PH:

```
tempB15..0 ← add16( GPR[rs]31..16 , GPR[rt]31..16 )
tempA15..0 ← add16( GPR[rs]15..0 , GPR[rt]15..0 )
GPR[rd]63..0 ← (tempB15)32 || tempB15..0 || tempA15..0
```

ADDQ_S.PH:

```
tempB15..0 ← satAdd16( GPR[rs]31..16 , GPR[rt]31..16 )
tempA15..0 ← satAdd16( GPR[rs]15..0 , GPR[rt]15..0 )
GPR[rd]63..0 ← (tempB15)32 || tempB15..0 || tempA15..0
```

```
function add16( a15..0, b15..0 )
  temp16..0 ← ( a15 || a15..0 ) + ( b15 || b15..0 )
  if ( temp16 ≠ temp15 ) then
    DSPControl_ouflag:20 ← 1
  endif
```

```

    return temp15..0
endfunction add16

function satAdd16( a15..0, b15..0 )
    temp16..0 ← ( a15 || a15..0 ) + ( b15 || b15..0 )
    if ( temp16 ≠ temp15 ) then
        if ( temp16 = 0 ) then
            temp15..0 ← 0x7FFF
        else
            temp15..0 ← 0x8000
        endif
        DSPControlouflag:20 ← 1
    endif
    return temp15..0
endfunction satAdd16

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL3 011111	rs	rt	rd	ADDQ.PW 10010	ADDU.OB 010100	
SPECIAL3 011111	rs	rt	rd	ADDQ_S.PW 10110	ADDU.OB 010100	
6	5	5	5	5	6	

Format: ADDQ[_S].PW
 ADDQ.PW rd, rs, rt
 ADDQ_S.PW rd, rs, rt

MIPS64DSP
 MIPS64DSP

Purpose: Add Fractional Word Vectors

Element-wise addition of two vectors of Q31 fractional values to produce a vector of Q31 fractional results, with optional saturation.

Description: $rd \leftarrow \text{sat32}(rs_{63..32} + rt_{63..32}) \parallel \text{sat32}(rs_{31..0} + rt_{31..0})$

Each fractional word element in register *rt* is added to the corresponding fractional word element in register *rs*.

For the non-saturating version of the instruction, the result of each addition is written into the corresponding element in register *rd*. If the addition results in overflow or underflow, the result modulo 2 is written to the corresponding element in register *rd*.

For the saturating version of the instruction, signed saturating arithmetic is performed, where an overflow is clamped to the largest representable value (0x7FFFFFFF hexadecimal) and an underflow to the smallest representable value (0x80000000 hexadecimal) before being written to the destination register *rd*.

For each instruction, if either of the individual additions result in underflow, overflow, or saturation, a 1 is written to bit 20 in the *DSPControl* register within the *ouflag* field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

ADDQ.PW:
    tempB31..0 ← add32( GPR[rs]63..32 , GPR[rt]63..32 )
    tempA31..0 ← add32( GPR[rs]31..0 , GPR[rt]31..0 )
    GPR[rd]63..0 ← tempB31..0 || tempA31..0

ADDQ_S.PW:
    tempB31..0 ← satAdd32( GPR[rs]63..32 , GPR[rt]63..32 )
    tempA31..0 ← satAdd32( GPR[rs]31..0 , GPR[rt]31..0 )
    GPR[rd]63..0 ← tempB31..0 || tempA31..0

function add32( a31..0, b31..0 )
    temp32..0 ← ( a31 || a31..0 ) + ( b31 || b31..0 )
    if ( temp32 ≠ temp31 ) then
        DSPControl_ouflag:20 ← 1
    endif
    return temp31..0
endfunction add32

```

```
function satAdd32( a31..0, b31..0 )
    temp32..0 ← ( a31 || a15..0 ) + ( b31 || b15..0 )
    if ( temp32 ≠ temp31 ) then
        if ( temp32 = 0 ) then
            temp31..0 ← 0x7FFFFFFF
        else
            temp31..0 ← 0x80000000
        endif
        DSPControlouflag:20 ← 1
    endif
    return temp31..0
endfunction satAdd32
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL3 011111	rs	rt	rd	ADDQ.QH 01010	ADDU.OB 010100	
SPECIAL3 011111	rs	rt	rd	ADDQ_S.QH 01110	ADDU.OB 010100	
6	5	5	5	5	6	

Format: ADDQ[_S].QH

ADDQ.QH rd, rs, rt

ADDQ_S.QH rd, rs, rt

MIPS64DSP

MIPS64DSP

Purpose: Add Fractional Halfword Vectors

Element-wise addition of two vectors of Q15 fractional halfword values to produce a vector of Q15 fractional halfword results, with optional saturation.

Description: $rd \leftarrow \text{sat16}(rs_{63..48} + rt_{63..48}) \parallel \text{sat16}(rs_{47..32} + rt_{47..32}) \parallel \text{sat16}(rs_{31..16} + rt_{31..16}) \parallel \text{sat16}(rs_{15..0} + rt_{15..0})$

Each fractional halfword element in register *rt* is added to the corresponding fractional halfword element in register *rs*.

For the non-saturating version of the instruction, the result of each addition is written into the corresponding element in register *rd*. If the addition results in overflow or underflow, the result modulo 2 is written to the corresponding element in register *rd*.

For the saturating version of the instruction, signed saturating arithmetic is performed, where an overflow is clamped to the largest representable value (0x7FFF hexadecimal) and an underflow to the smallest representable value (0x8000 hexadecimal) before being written to the destination register *rd*.

For either instruction, if any of the individual additions result in underflow, overflow, or saturation, a 1 is written to bit 20 in the *DSPControl* register within the *ouflag* field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

ADDQ.QH:

```
tempD15..0 ← add16( GPR[rs]63..48 , GPR[rt]63..48 )
tempC15..0 ← add16( GPR[rs]47..32 , GPR[rt]47..32 )
tempB15..0 ← add16( GPR[rs]31..16 , GPR[rt]31..16 )
tempA15..0 ← add16( GPR[rs]15..0 , GPR[rt]15..0 )
GPR[rd]63..0 ← tempD15..0 || tempC15..0 || tempB15..0 || tempA15..0
```

ADDQ_S.QH:

```
tempD15..0 ← satAdd16( GPR[rs]63..48 , GPR[rt]63..48 )
tempC15..0 ← satAdd16( GPR[rs]47..32 , GPR[rt]47..32 )
tempB15..0 ← satAdd16( GPR[rs]31..16 , GPR[rt]31..16 )
tempA15..0 ← satAdd16( GPR[rs]15..0 , GPR[rt]15..0 )
GPR[rd]63..0 ← tempD15..0 || tempC15..0 || tempB15..0 || tempA15..0
```

```
function add16( a15..0, b15..0 )
temp16..0 ← ( a15 || a15..0 ) + ( b15 || b15..0 )
```

```

    if ( temp16 ≠ temp15 ) then
        DSPControlouflag:20 ← 1
    endif
    return temp15..0
endfunction add16

function satAdd16( a15..0, b15..0 )
    temp16..0 ← ( a15 || a15..0 ) + ( b15 || b15..0 )
    if ( temp16 ≠ temp15 ) then
        if ( temp16 = 0 ) then
            temp15..0 ← 0x7FFF
        else
            temp15..0 ← 0x8000
        endif
        DSPControlouflag:20 ← 1
    endif
    return temp15..0
endfunction satAdd16

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111						rs			rt		
						rd			ADDQ_S.W 10110		
									ADDU.QB 010000		
6						5			5		
									6		

Format: ADDQ_S.W rd, rs, rt

MIPSDSP

Purpose: Add Fractional Words

Addition of two Q31 fractional values to produce a Q31 fractional result, with saturation.

Description: $rd \leftarrow \text{sign_extend}(\text{sat32}(rs_{31..0} + rt_{31..0}))$

The right-most Q31 fractional word in register *rt* is added to the corresponding fractional word in register *rs*. The result is then sign-extended to 64 bits and written to the destination register *rd*.

Signed saturating arithmetic is used, where an overflow is clamped to the largest representable value (0x7FFFFFFF hexadecimal) and an underflow to the smallest representable value (0x80000000 hexadecimal) before being sign-extended and written to the destination register *rd*.

If the addition results in underflow, overflow, or saturation, a 1 is written to bit 20 in the *DSPControl* register within the *ouflag* field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
temp31..0 ← satAdd32( GPR[rs]31..0 , GPR[rt]31..0 )
GPR[rd]63..0 ← (temp31)32 || temp31..0

function satAdd32( a31..0, b31..0 )
    temp32..0 ← ( a31 || a31..0 ) + ( b31 || b31..0 )
    if ( temp32 ≠ temp31 ) then
        if ( temp32 = 0 ) then
            temp31..0 ← 0x7FFFFFFF
        else
            temp31..0 ← 0x80000000
        endif
        DSPControl_ouflag:20 ← 1
    endif
    return temp31..0
endfunction satAdd32
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111		rs		rt		rd		ADDQH.PH 01000		ADDUH.QB 011000	
SPECIAL3 011111		rs		rt		rd		ADDQH_R.PH 01010		ADDUH.QB 011000	
6		5		5		5		5		6	

Format: ADDQH[_R].PH

ADDQH.PH rd, rs, rt

ADDQH_R.PH rd, rs, rt

MIPSDSP-R2

MIPSDSP-R2

Purpose: Add Fractional Halfword Vectors And Shift Right to Halve Results

Element-wise fractional addition of halfword vectors, with a right shift by one bit to halve each result, with optional rounding.

Description: $rd \leftarrow \text{sign_extend}(\text{round}((rs_{31..16} + rt_{31..16}) \gg 1) \parallel \text{round}((rs_{15..0} + rt_{15..0}) \gg 1))$

Each element from the two right-most halfword values in register *rs* is added to the corresponding halfword element in register *rt* to create an interim 17-bit result.

In the non-rounding instruction variant, each interim result is then shifted right by one bit before being written to the corresponding halfword element of destination register *rd*.

In the rounding version of the instruction, a value of 1 is added at the least-significant bit position of each interim result; the interim result is then right-shifted by one bit and written to the destination register.

The 32 most-significant bits of destination register *rd* are set to zero.

This instruction does not modify the *DSPControl* register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

ADDQH.PH
    tempB15..0 ← rightShift1AddQ16( GPR[rs]31..16 , GPR[rt]31..16 )
    tempA15..0 ← rightShift1AddQ16( GPR[rs]15..0 , GPR[rt]15..0 )
    GPR[rd]63..0 ← (tempB15)32 || tempB15..0 || tempA15..0

ADDQH_R.PH
    tempB15..0 ← roundRightShift1AddQ16( GPR[rs]31..16 , GPR[rt]31..16 )
    tempA15..0 ← roundRightShift1AddQ16( GPR[rs]15..0 , GPR[rt]15..0 )
    GPR[rd]63..0 ← (tempB15)32 || tempB15..0 || tempA15..0

function rightShift1AddQ16( a15..0 , b15..0 )
    temp16..0 ← (( a15 || a15..0 ) + ( b15 || b15..0 ))
    return temp16..1
endfunction rightShift1AddQ16

function roundRightShift1AddQ16( a15..0 , b15..0 )
    temp16..0 ← (( a15 || a15..0 ) + ( b15 || b15..0 ))
    temp16..0 ← temp16..0 + 1

```

```
    return temp16..1
endfunction roundRightShift1AddQ16
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111	rs		rt		rd		ADDQH.W 10000		ADDUH.QB 011000		
SPECIAL3 011111	rs		rt		rd		ADDQH_R.W 10010		ADDUH.QB 011000		
6	5		5		5		5		6		

Format: ADDQH[_R].W

ADDQH.W rd, rs, rt

ADDQH_R.W rd, rs, rt

MIPSDSP-R2

MIPSDSP-R2

Purpose: Add Fractional Words And Shift Right to Halve Results

Fractional addition of word vectors, with a right shift by one bit to halve the result, with optional rounding.

Description: $rd \leftarrow \text{sign_extend}(\text{round}((rs_{31..0} + rt_{31..0}) \gg 1))$

The right-most word in register *rs* is added to the right-most word in register *rt* to create an interim 33-bit result.

In the non-rounding instruction variant, the interim result is then shifted right by one bit before being written to the destination register *rd*.

In the rounding version of the instruction, a value of 1 is added at the least-significant bit position of the interim result; the interim result is then right-shifted by one bit and written to the destination register.

The 32 most-significant bits of destination register *rd* are set to zero.

This instruction does not modify the *DSPControl* register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

ADDQH.W
    tempA31..0 ← rightShift1AddQ32( GPR[rs]31..0 , GPR[rt]31..0 )
    GPR[rd]63..0 ← (tempB15)32 || tempA31..0

ADDQH_R.W
    tempA31..0 ← roundRightShift1AddQ32( GPR[rs]31..0 , GPR[rt]31..0 )
    GPR[rd]63..0 ← (tempB15)32 || tempA31..0


function rightShift1AddQ32( a31..0 , b31..0 )
    temp32..0 ← (( a31 || a31..0 ) + ( b31 || b31..0 ))
    return temp32..1
endfunction rightShift1AddQ32

function roundRightShift1AddQ32( a31..0 , b31..0 )
    temp32..0 ← (( a31 || a31..0 ) + ( b31 || b31..0 ))
    temp32..0 ← temp32..0 + 1
    return temp32..1
endfunction roundRightShift1AddQ32

```

Exceptions:

Reserved Instruction, DSP Disabled



Format: ADDSC rd, rs, rt

MIPSDSP

Purpose: Add Signed Word and Set Carry Bit

Add two signed 32-bit values and set the carry bit in the *DSPControl* register if the addition generates a carry-out bit.

Description: $\text{DSPControl}[c], rd \leftarrow \text{sign_extend}(rs + rt)$

The right-most 32-bit signed value in register *rt* is added to the right-most 32-bit signed value in register *rs*. The result is then sign-extended to 64 bits and written into register *rd*. The carry bit result out of the addition operation is written to bit 13 (the *c* field) of the *DSPControl* register.

This instruction does not modify the ouflag field in the *DSPControl* register.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
temp32..0 ← ( 0 || GPR[rs]31..0 ) + ( 0 || GPR[rt]31..0 )
DSPControlc:13 ← temp32
GPR[rd]63..0 ← (temp31)32 || temp31..0
```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

Note that this is really two's complement (modulo) arithmetic on the two integer values, where the overflow is preserved in architectural state. The ADDWC instruction can be used to do an add using this carry bit. These instructions are provided in the MIPS32 ISA to support 64-bit addition and subtraction using two pairs of 32-bit GPRs to hold each 64-bit value. In the MIPS64 ISA, 64-bit addition and subtraction can be performed directly, without requiring the use of these instructions.

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL3 011111	rs	rt	rd	ADDU.OB 00000	ADDU.OB 010100	
SPECIAL3 011111	rs	rt	rd	ADDU_S.OB 00100	ADDU.OB 010100	
6	5	5	5	5	6	

Format: ADDU[_S].OB

ADDU.OB rd, rs, rt

ADDU_S.OB rd, rs, rt

MIPS64DSP

MIPS64DSP

Purpose: Unsigned Add Octal Byte Vectors

Element-wise addition of two vectors of unsigned byte values to produce a vector of unsigned byte results, with optional saturation.

Description: $rd \leftarrow \text{sat8}(rs_{63..56} + rt_{63..56}) \parallel \text{sat8}(rs_{55..48} + rt_{55..48}) \parallel \text{sat8}(rs_{47..40} + rt_{47..40}) \parallel \text{sat8}(rs_{39..32} + rt_{39..32}) \parallel \text{sat8}(rs_{31..24} + rt_{31..24}) \parallel \text{sat8}(rs_{23..16} + rt_{23..16}) \parallel \text{sat8}(rs_{15..8} + rt_{15..8}) \parallel \text{sat8}(rs_{7..0} + rt_{7..0})$

Each byte element in register *rt* is added to the corresponding byte element in register *rs*.

For the non-saturating version of the instruction, the result modulo 256 is written into the corresponding element in register *rd*.

For the saturating version of the instruction, the addition is performed using unsigned saturating arithmetic. Results that overflow are clamped to the largest representable value (255 decimal, 0xFF hexadecimal) before being written to the destination register *rd*.

For either instruction, if any of the individual additions result in overflow or saturation, a 1 is written to bit 20 in the *DSPControl* register within the *ouflag* field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

ADDU.OB:

```
tempH7..0 ← addU8( GPR[rs]63..56 , GPR[rt]63..56 )
tempG7..0 ← addU8( GPR[rs]55..48 , GPR[rt]55..48 )
tempF7..0 ← addU8( GPR[rs]47..40 , GPR[rt]47..40 )
tempE7..0 ← addU8( GPR[rs]39..32 , GPR[rt]39..32 )
tempD7..0 ← addU8( GPR[rs]31..24 , GPR[rt]31..24 )
tempC7..0 ← addU8( GPR[rs]23..16 , GPR[rt]23..16 )
tempB7..0 ← addU8( GPR[rs]15..8 , GPR[rt]15..8 )
tempA7..0 ← addU8( GPR[rs]7..0 , GPR[rt]7..0 )
GPR[rd]63..0 ← tempH7..0 || tempG7..0 || tempF7..0 || tempE7..0 || tempD7..0 ||
tempC7..0 || tempB7..0 || tempA7..0 ||
```

ADDU_S.OB:

```
tempH7..0 ← satAddU8( GPR[rs]63..56 , GPR[rt]63..56 )
tempG7..0 ← satAddU8( GPR[rs]55..48 , GPR[rt]55..48 )
tempF7..0 ← satAddU8( GPR[rs]47..40 , GPR[rt]47..40 )
tempE7..0 ← satAddU8( GPR[rs]39..32 , GPR[rt]39..32 )
```

```

tempD7..0 ← satAddU8( GPR[rs]31..24 , GPR[rt]31..24 )
tempC7..0 ← satAddU8( GPR[rs]23..16 , GPR[rt]23..16 )
tempB7..0 ← satAddU8( GPR[rs]15..8 , GPR[rt]15..8 )
tempA7..0 ← satAddU8( GPR[rs]7..0 , GPR[rt]7..0 )
GPR[rd]63..0 ← tempH7..0 || tempG7..0 || tempF7..0 || tempE7..0 || tempD7..0 ||
tempC7..0 || tempB7..0 || tempA7..0 ||

function addU8( a7..0, b7..0 )
    temp8..0 ← ( 0 || a7..0 ) + ( 0 || b7..0 )
    if ( temp8 = 1 ) then
        temp8 ← 0
        DSPControlouflag:20 ← 1
    endif
    return temp7..0
endfunction addU8

function satAddU8( a7..0, b7..0 )
    temp8..0 ← ( 0 || a7..0 ) + ( 0 || b7..0 )
    if ( temp8 = 1 ) then
        temp ← 0xFF
        DSPControlouflag:20 ← 1
    endif
    return temp7..0
endfunction satAddU8

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111		rs	rt		rd		ADDU.PH 01000		ADDU.QB 010000		
SPECIAL3 011111		rs	rt		rd		ADDU_S.PH 01100		ADDU.QB 010000		
6		5	5		5		5		6		

Format: ADDU[_S].PH
ADDU.PH rd, rs, rt
ADDU_S.PH rd, rs, rt

MIPSDSP-R2
MIPSDSP-R2

Purpose: Unsigned Add Integer Halfwords

Add two pairs of unsigned integer halfwords, with optional saturation.

Description: $rd \leftarrow \text{sign_extend}(\text{sat16}(rs_{31..16} + rt_{31..16}) \parallel \text{sat16}(rs_{15..0} + rt_{15..0}))$

The two right-most unsigned integer halfword elements in register *rt* are added to the corresponding unsigned integer halfword elements in register *rs*.

For the non-saturating version of the instruction, the result modulo 65,536 is written into the corresponding element in register *rd*.

For the saturating version of the instruction, the addition is performed using unsigned saturating arithmetic. Results that overflow are clamped to the largest representable value (65,535 decimal, 0xFFFF hexadecimal) before being written to the destination register *rd*.

The 32 most-significant bits of the destination register *rd* are set to zero.

For either instruction, if any of the individual additions result in overflow or saturation, a 1 is written to bit 20 in the *DSPControl* register within the ouflag field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
ADDU.PH
tempB15..0 ← addU16( GPR[rs]31..16 , GPR[rt]31..16 )
tempA15..0 ← addU16( GPR[rs]15..0 , GPR[rt]15..0 )
GPR[rd]63..0 ← (tempB15)32 || tempB15..0 || tempA15..0
```

```
ADDU_S.PH
tempB15..0 ← satAddU16( GPR[rs]31..16 , GPR[rt]31..16 )
tempA15..0 ← satAddU16( GPR[rs]15..0 , GPR[rt]15..0 )
GPR[rd]63..0 ← (tempB15)32 || tempB15..0 || tempA15..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL3 011111	rs	rt	rd	ADDU.QB 00000	ADDU.QB 010000	
SPECIAL3 011111	rs	rt	rd	ADDU_S.QB 00100	ADDU.QB 010000	
6	5	5	5	5	6	

Format: ADDU[_S].QB
 ADDU.QB rd, rs, rt
 ADDU_S.QB rd, rs, rt

MIPSDSP
 MIPSDSP

Purpose: Unsigned Add Quad Byte Vectors

Element-wise addition of two vectors of unsigned byte values to produce a vector of unsigned byte results, with optional saturation.

Description: $rd \leftarrow \text{sign_extend}(\text{sat8}(rs_{31..24} + rt_{31..24}) \parallel \text{sat8}(rs_{23..16} + rt_{23..16}) \parallel \text{sat8}(rs_{15..8} + rt_{15..8}) \parallel \text{sat8}(rs_{7..0} + rt_{7..0}))$

The four right-most byte elements in register *rt* are added to the corresponding byte elements in register *rs*.

For the non-saturating version of the instruction, the result modulo 256 is written into the corresponding element in register *rd*.

For the saturating version of the instruction, the addition is performed using unsigned saturating arithmetic. Results that overflow are clamped to the largest representable value (255 decimal, 0xFF hexadecimal) before being written to the destination register *rd*.

The sign of the left-most unsigned byte result is extended into the 32 most-significant bits of the destination register.

For either instruction, if any of the individual additions result in overflow or saturation, a 1 is written to bit 20 in the *DSPControl* register within the *ouflag* field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

ADDU.QB:
 $\text{tempD}_{7..0} \leftarrow \text{addU8}(GPR[rs]_{31..24}, GPR[rt]_{31..24})$
 $\text{tempC}_{7..0} \leftarrow \text{addU8}(GPR[rs]_{23..16}, GPR[rt]_{23..16})$
 $\text{tempB}_{7..0} \leftarrow \text{addU8}(GPR[rs]_{15..8}, GPR[rt]_{15..8})$
 $\text{tempA}_{7..0} \leftarrow \text{addU8}(GPR[rs]_{7..0}, GPR[rt]_{7..0})$
 $GPR[rd]_{63..0} \leftarrow (\text{tempD}_{7..0})^{48} \parallel \text{tempD}_{7..0} \parallel \text{tempC}_{7..0} \parallel \text{tempB}_{7..0} \parallel \text{tempA}_{7..0}$

ADDU_S.QB:
 $\text{tempD}_{7..0} \leftarrow \text{satAddU8}(GPR[rs]_{31..24}, GPR[rt]_{31..24})$
 $\text{tempC}_{7..0} \leftarrow \text{satAddU8}(GPR[rs]_{23..16}, GPR[rt]_{23..16})$
 $\text{tempB}_{7..0} \leftarrow \text{satAddU8}(GPR[rs]_{15..8}, GPR[rt]_{15..8})$
 $\text{tempA}_{7..0} \leftarrow \text{satAddU8}(GPR[rs]_{7..0}, GPR[rt]_{7..0})$
 $GPR[rd]_{63..0} \leftarrow (\text{tempD}_{7..0})^{48} \parallel \text{tempD}_{7..0} \parallel \text{tempC}_{7..0} \parallel \text{tempB}_{7..0} \parallel \text{tempA}_{7..0}$

function addU8(a_{7..0}, b_{7..0})
 $\text{temp}_{8..0} \leftarrow (0 \parallel a_{7..0}) + (0 \parallel b_{7..0})$
 if (temp₈ = 1) then

```

        DSPControl_ouflag:20 ← 1
    endif
    return temp7..0
endfunction addU8

function satAddU8( a7..0, b7..0 )
    temp8..0 ← ( 0 || a7..0 ) + ( 0 || b7..0 )
    if ( temp8 = 1 ) then
        temp7..0 ← 0xFF
        DSPControl_ouflag:20 ← 1
    endif
    return temp7..0
endfunction satAddU8

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111	rs		rt		rd		ADDU.QH 01000		ADDU.OB 010100		
SPECIAL3 011111	rs		rt		rd		ADDU_S.QH 01100		ADDU.OB 010100		
6	5		5		5		5		6		

Format: ADDU[_S].QH
 ADDU.QH rd, rs, rt
 ADDU_S.QH rd, rs, rt

MIPS64DSP-R2
 MIPS64DSP-R2

Purpose: Unsigned Add Integer Halfwords

Add four pairs of unsigned integer halfwords, with optional saturation.

Description: $rd \leftarrow \text{sat16}(rs_{63..48} + rt_{63..48}) \parallel \text{sat16}(rs_{47..32} + rt_{47..32}) \parallel \text{sat16}(rs_{31..16} + rt_{31..16}) \parallel \text{sat16}(rs_{15..0} + rt_{15..0})$

The four unsigned integer halfword elements in register ADDU[_S].QH are added to the corresponding unsigned integer halfword elements in register *rs*.

For the non-saturating version of the instruction, the result modulo 65,536 is written into the corresponding element in register ADDU[_S].QH.

For the saturating version of the instruction, the addition is performed using unsigned saturating arithmetic. Results that overflow are clamped to the largest representable value (65,535 decimal, 0xFFFF hexadecimal) before being written to the destination register ADDU[_S].QH.

For either instruction, if any of the individual additions result in overflow or saturation, a 1 is written to bit 20 in the *DSPControl* register within the *ouflag* field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

ADDU.QH
tempD15..0 ← addU16( GPR[rs]63..48 , GPR[rt]63..48 )
tempC15..0 ← addU16( GPR[rs]47..32 , GPR[rt]47..32 )
tempB15..0 ← addU16( GPR[rs]31..16 , GPR[rt]31..16 )
tempA15..0 ← addU16( GPR[rs]15..0 , GPR[rt]15..0 )
GPR[rd]63..0 ← tempD15..0 || tempC15..0 || tempB15..0 || tempA15..0

ADDU_S.QH
tempD15..0 ← satAddU16( GPR[rs]63..48 , GPR[rt]63..48 )
tempC15..0 ← satAddU16( GPR[rs]47..32 , GPR[rt]47..32 )
tempB15..0 ← satAddU16( GPR[rs]31..16 , GPR[rt]31..16 )
tempA15..0 ← satAddU16( GPR[rs]15..0 , GPR[rt]15..0 )
GPR[rd]63..0 ← tempD15..0 || tempC15..0 || tempB15..0 || tempA15..0

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111		rs	rt		rd		ADDUH.OB 11000		ADDU.OB 010100		
SPECIAL3 011111		rs	rt		rd		ADDUH_R.OB 11010		ADDU.OB 010100		
6		5	5		5		5		6		

Format: ADDUH[_R].OB

ADDUH.OB rd, rs, rt

ADDUH_R.OB rd, rs, rt

MIPS64DSP-R2

MIPS64DSP-R2

Purpose: Unsigned Add Vector Quad-Bytes And Right Shift to Halve Results

Element-wise unsigned addition of unsigned byte vectors, with a right shift by one bit to halve each result, with optional rounding.

Description: $rd \leftarrow \text{round}((rs_{63..56} + rt_{63..56}) \gg 1) \parallel \text{round}((rs_{55..48} + rt_{55..48}) \gg 1) \parallel \text{round}((rs_{47..40} + rt_{47..40}) \gg 1) \parallel \text{round}((rs_{39..32} + rt_{39..32}) \gg 1) \parallel \text{round}((rs_{31..24} + rt_{31..24}) \gg 1) \parallel \text{round}((rs_{23..16} + rt_{23..16}) \gg 1) \parallel \text{round}((rs_{15..8} + rt_{15..8}) \gg 1) \parallel \text{round}((rs_{7..0} + rt_{7..0}) \gg 1)$

Each element from the eight unsigned byte values in register *rs* is added to the corresponding unsigned byte element in register *rt* to create an interim unsigned byte result.

In the non-rounding instruction variant, each interim result is then shifted right by one bit before being written to the corresponding unsigned byte element of destination register *rd*.

In the rounding version of the instruction, a value of 1 is added at the least-significant bit position of each interim result; the interim result is then right-shifted by one bit and written to the destination register.

This instruction does not modify the *DSPControl* register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

ADDUH.OB

```
tempH7..0 ← rightShift1AddU8( GPR[rs]63..56 , GPR[rt]63..56 )
tempG7..0 ← rightShift1AddU8( GPR[rs]55..48 , GPR[rt]55..48 )
tempF7..0 ← rightShift1AddU8( GPR[rs]47..40 , GPR[rt]47..40 )
tempE7..0 ← rightShift1AddU8( GPR[rs]39..32 , GPR[rt]39..32 )
tempD7..0 ← rightShift1AddU8( GPR[rs]31..24 , GPR[rt]31..24 )
tempC7..0 ← rightShift1AddU8( GPR[rs]23..16 , GPR[rt]23..16 )
tempB7..0 ← rightShift1AddU8( GPR[rs]15..8 , GPR[rt]15..8 )
tempA7..0 ← rightShift1AddU8( GPR[rs]7..0 , GPR[rt]7..0 )
GPR[rd]63..0 ← tempH7..0 || tempG7..0 || tempF7..0 || tempE7..0 || tempD7..0 ||
tempC7..0 || tempB7..0 || tempA7..0
```

ADDUH_R.OB

```
tempH7..0 ← roundRightShift1AddU8( GPR[rs]63..56 , GPR[rt]63..56 )
tempG7..0 ← roundRightShift1AddU8( GPR[rs]55..48 , GPR[rt]55..48 )
tempF7..0 ← roundRightShift1AddU8( GPR[rs]47..40 , GPR[rt]47..40 )
tempE7..0 ← roundRightShift1AddU8( GPR[rs]39..32 , GPR[rt]39..32 )
```

```

tempD7..0 ← roundRightShift1AddU8( GPR[rs]31..24 , GPR[rt]31..24 )
tempC7..0 ← roundRightShift1AddU8( GPR[rs]23..16 , GPR[rt]23..16 )
tempB7..0 ← roundRightShift1AddU8( GPR[rs]15..8 , GPR[rt]15..8 )
tempA7..0 ← roundRightShift1AddU8( GPR[rs]7..0 , GPR[rt]7..0 )
GPR[rd]63..0 ← tempH7..0 || tempG7..0 || tempF7..0 || tempE7..0 || tempD7..0 ||
tempC7..0 || tempB7..0 || tempA7..0

function rightShift1AddU8( a7..0 , b7..0 )
    temp8..0 ← (( 0 || a7..0 ) + ( 0 || b7..0 ))
    return temp8..1
endfunction rightShift1AddU8

function roundRightShift1AddU8( a7..0 , b7..0 )
    temp8..0 ← (( 0 || a7..0 ) + ( 0 || b7..0 ))
    temp8..0 ← temp8..0 + 1
    return temp8..1
endfunction roundRightShift1AddU8

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111	rs		rt		rd		ADDUH 00000		ADDUH.QB 011000		
SPECIAL3 011111	rs		rt		rd		ADDUH_R 00010		ADDUH.QB 011000		
6	5		5		5		5		6		

Format: ADDUH[_R].QB

ADDUH.QB rd, rs, rt

ADDUH_R.QB rd, rs, rt

MIPSDSP-R2

MIPSDSP-R2

Purpose: Unsigned Add Vector Quad-Bytes And Right Shift to Halve Results

Element-wise unsigned addition of unsigned byte vectors, with right shift by one bit to halve each result, with optional rounding.

Description.. $rd \leftarrow \text{round}((rs_{31..24} + rt_{31..24}) \gg 1) \parallel \text{round}((rs_{23..16} + rt_{23..16}) \gg 1) \parallel \text{round}((rs_{15..8} + rt_{15..8}) \gg 1) \parallel \text{round}((rs_{7..0} + rt_{7..0}) \gg 1)$

Each element from the four unsigned byte values in register *rs* is added to the corresponding unsigned byte element in register *rt* to create an unsigned interim result.

In the non-rounding instruction variant, each interim result is then shifted right by one bit before being written to the corresponding unsigned byte element of destination register *rd*.

In the rounding version of the instruction, a value of 1 is added at the least-significant bit position of each interim result before being right-shifted by one bit and written to the destination register.

This instruction does not modify the *DSPControl* register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

ADDUH.QB
    tempD7..0 ← rightShift1AddU8( GPR[rs]31..24 , GPR[rt]31..24 )
    tempC7..0 ← rightShift1AddU8( GPR[rs]23..16 , GPR[rt]23..16 )
    tempB7..0 ← rightShift1AddU8( GPR[rs]15..8 , GPR[rt]15..8 )
    tempA7..0 ← rightShift1AddU8( GPR[rs]7..0 , GPR[rt]7..0 )
    GPR[rd]63..0 ← (tempD7)32 || tempD7..0 || tempC7..0 || tempB7..0 || tempA7..0

ADDUH_R.QB
    tempD7..0 ← roundRightShift1AddU8( GPR[rs]31..24 , GPR[rt]31..24 )
    tempC7..0 ← roundRightShift1AddU8( GPR[rs]23..16 , GPR[rt]23..16 )
    tempB7..0 ← roundRightShift1AddU8( GPR[rs]15..8 , GPR[rt]15..8 )
    tempA7..0 ← roundRightShift1AddU8( GPR[rs]7..0 , GPR[rt]7..0 )
    GPR[rd]63..0 ← (tempD7)32 || tempD7..0 || tempC7..0 || tempB7..0 || tempA7..0

function rightShift1AddU8( a7..0 , b7..0 )
    temp8..0 ← (( 0 || a7..0 ) + ( 0 || b7..0 ))
    return temp8..1
endfunction rightShift1AddU8

```

```
function roundRightShift1AddU8( a7..0 , b7..0 )  
    temp8..0 ← (( 0 || a7..0 ) + ( 0 || b7..0 ))  
    temp8..0 ← temp8..0 + 1  
    return temp8..1  
endfunction roundRightShift1AddU8
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			rs		rt		rd		ADDWC 10001		ADDU.QB 010000
6			5		5		5		5		6

Format: ADDWC rd, rs, rt

MIPSDSP

Purpose: Add Word with Carry Bit

Add two signed 32-bit values with the carry bit in the *DSPControl* register.

Description: $rd \leftarrow \text{sign_extend}(rs + rt + \text{DSPControl}_{c:13})$

The right-most 32-bit value in register *rt* is added to the right-most 32-bit value in register *rs* and the carry bit in the *DSPControl* register. The result is then sign-extended to 64 bits and written to destination register *rd*.

If the addition results in either overflow or underflow, this instruction writes a 1 to bit 20 in the *ouflag* field of the *DSPControl* register.

Restrictions:


No data-dependent exceptions are possible.

Operation:

```
temp32..0 ← ( GPR[rs]31 || GPR[rs]31..0 ) + ( GPR[rt]31 || GPR[rt]31..0 ) + ( 032 ||
DSPControlc:13 )
if ( temp32 ≠ temp31 ) then
    DSPControlouflag:20 ← 1
endif
GPR[rd]63..0 ← (temp31)32 || temp31..0
```

Exceptions:

Reserved Instruction, DSP Disabled



Format: APPEND *rt*, *rs*, *sa*

MIPSDSP-R2

Purpose: Left Shift and Append Bits to the LSB

Shift a general-purpose register left, inserting bits from the another GPR into the bit positions emptied by the shift.

Description: $rt \leftarrow \text{sign_extend}(rt_{31..0} \ll sa_{4..0}) \mid rs_{sa-1..0}$

The right-most 32-bit value in register *rt* is left-shifted by the specified shift amount *sa*, and *sa* bits from the least-significant positions of the *rs* register are inserted into the bit positions in *rt* emptied by the shift. The 32-bit shifted value is sign-extended to 64 bits and written to destination register *rt*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

if ( sa4..0 = 0 ) then
    temp31..0 ← GPR[rt]31..0
else
    temp31..0 ← ( GPR[rt]31-sa..0 || GPR[rs]sa-1..0 )
endif
GPR[rt]63..0 = (temp31)32 || temp31..0

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111		rs		rt		0		bp		BALIGN 10000		APPEND 110001	
6		5		5		3		2		5		6	

Format: BALIGN *rt*, *rs*, *bp*

MIPSDSP-R2

Purpose: Byte Align Contents from Two Registers

Create a word result by combining a specified number of bytes from each of two source registers.

Description: $rt \leftarrow \text{sign_extend}((rt \ll 8*bp) \mid (rs \gg 8*(4-bp)))$

The right-most 32-bit word in register *rt* is left-shifted as a 32-bit value by *bp* byte positions, and the right-most word in register *rs* is right-shifted as a 32-bit value by $(4-bp)$ byte positions. The shifted values are then *or*-ed together to create a 32-bit result that is sign-extended to 64 bits and written to destination register *rt*.

The argument *bp* is provided by the instruction, and is interpreted as an unsigned two-bit integer taking values between zero and three.

Restrictions:

No data-dependent exceptions are possible.

Operation:


```

if (bp1..0 = 0) or (bp1..0 = 2) then
    GPR[rt]63..0 ← UNPREDICTABLE
else
    temp31..0 ← ( GPR[rt]31..0 << (8*bp1..0) ) || ( GPR[rs]31..0 >> (8*(4-bp1..0)) )
    GPR[rt]63..0 = (temp31)32 || temp31..0
endif

```

Exceptions:

Reserved Instruction, DSP Disabled



Format: BITREV rd, rt MIPSDSP

Purpose: Bit-Reverse Halfword

To reverse the order of the bits of the least-significant halfword in the specified register.

Description: $rd \leftarrow \text{zero_extend}(rt_{0..15})$

The right-most halfword value in register *rt* is bit-reversed into the right-most halfword position in the destination register *rd*. The 48 most-significant bits of the destination register are zero-filled.

Restrictions:

No data-dependent exceptions are possible.


The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
temp15..0 ← GPR[rt]0..15
GPR[rd]63..0 ← 048 || temp15..0
```

Exceptions:

Reserved Instruction, DSP Disabled

**Format:** BPOSGE32 offset**MIPSDSP****Purpose:** Branch on Greater Than or Equal To Value 32 in *DSPControl* Pos FieldPerform a PC-relative branch if the value of the pos field in the *DSPControl* register is greater than or equal to 32.**Description:** if (DSPControl_{pos:6..0} >= 32) then goto PC+offset

First, the *offset* argument is left-shifted by two bits to form an 18-bit signed integer value. This value is added to the address of the instruction immediately following the branch to form a target branch address. Then, if the value of the pos field of the *DSPControl* register is greater than or equal to 32, the branch is taken and execution begins from the target address after the instruction in the branch delay slot has been executed.

Restrictions:

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

```

I:          se_offsetGPRLEN..0 ← ( offset15 )GPRLEN-18 || offset15..0 || 02
          branch_condition ← ( DSPControlpos:6..0 >= 32 ? 1 : 0 )
I+1:      if ( branch_condition = 1 ) then
          PCGPRLEN..0 ← PCGPRLEN..0 + se_offsetGPRLEN..0
          endif


```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is ±128 Kbytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside of this range.

**Format:** BPOSGE64 offset**MIPS64DSP****Purpose:** Branch on Greater Than or Equal To Value 64 in *DSPControl* Pos FieldPerform a PC-relative branch if the value of the pos field in the *DSPControl* register is greater than or equal to 64.**Description:** if (DSPControl_{pos:6..0} >= 64) then goto PC+offset

First, the *offset* argument is left-shifted by two bits to form an 18-bit signed integer value. This value is added to the address of the instruction immediately following the branch to form a target branch address. Then, if the value of the pos field of the *DSPControl* register is greater than or equal to 64, the branch is taken and execution begins from the target address after the instruction in the branch delay slot has been executed.

Restrictions:

Processor operation is **UNPREDICTABLE** if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

Operation:

```

I:          se_offsetGPRLEN..0 ← ( offset15 )GPRLEN-18 || offset15..0 || 02
          branch_condition ← ( DSPControlpos:6..0 >= 64 ? 1 : 0 )
I+1:      if ( branch_condition = 1 ) then
          PCGPRLEN..0 ← PCGPRLEN..0 + se_offsetGPRLEN..0
          endif

```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

With the 18-bit signed instruction offset, the conditional branch range is ± 128 Kbytes. Use jump (J) or jump register (JR) instructions to branch to addresses outside of this range.

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111	rs	rt	0 00000	CMP.EQ.PH 01000	CMPU.EQ.QB 010001						
SPECIAL3 011111	rs	rt	0 00000	CMP.LT.PH 01001	CMPU.EQ.QB 010001						
SPECIAL3 011111	rs	rt	0 00000	CMP.LE.PH 01010	CMPU.EQ.QB 010001						
6	5	5	5	5	6						

Format: CMP.cond.PH
 CMP.EQ.PH rs, rt
 CMP.LT.PH rs, rt
 CMP.LE.PH rs, rt

MIPSDSP
 MIPSDSP
 MIPSDSP

Purpose: Compare Vectors of Signed Integer Halfword Values

Perform an element-wise comparison of two vectors of two signed integer halfwords, recording the results of the comparison in condition code bits.

Description: $\text{DSPControl}_{\text{ccond}:25..24} \leftarrow (\text{rs}_{31..16} \text{ cond } \text{rt}_{31..16}) \mid (\text{rs}_{15..0} \text{ cond } \text{rt}_{15..0})$

The two right-most signed integer halfword elements in register *rs* are compared with the corresponding signed integer halfword element in register *rt*. The two 1-bit boolean comparison results are written to bits 24 and 25 of the *DSPControl* register's 8-bit condition code field. The values of the six remaining condition code bits (bits 26 through 31 of the *DSPControl* register) are **UNPREDICTABLE**.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
CMP.EQ.PH
ccB ← GPR[rs]31..16 EQ GPR[rt]31..16
ccA ← GPR[rs]15..0 EQ GPR[rt]15..0
DSPControlccond:25..24 ← ccB || ccA
DSPControlccond:31..26 ← UNPREDICTABLE
```

```
CMP.LT.PH
ccB ← GPR[rs]31..16 LT GPR[rt]31..16
ccA ← GPR[rs]15..0 LT GPR[rt]15..0
DSPControlccond:25..24 ← ccB || ccA
DSPControlccond:31..26 ← UNPREDICTABLE
```

```
CMP.LE.PH
ccB ← GPR[rs]31..16 LE GPR[rt]31..16
ccA ← GPR[rs]15..0 LE GPR[rt]15..0
DSPControlccond:25..24 ← ccB || ccA
DSPControlccond:31..26 ← UNPREDICTABLE
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111	rs					rt					
					0 00000				CMP.EQ.PW 10000		CMP.U.EQ.OB 010101
SPECIAL3 011111	rs					rt					
					0 00000				CMP.LT.PW 10001		CMP.U.EQ.OB 010101
SPECIAL3 011111	rs					rt					
					0 00000				CMP.LE.PW 10010		CMP.U.EQ.OB 010101
6	5					5					6

Format: CMP.cond.PW
 CMP.EQ.PW rs, rt
 CMP.LT.PW rs, rt
 CMP.LE.PW rs, rt

MIPS64DSP
 MIPS64DSP
 MIPS64DSP

Purpose: Compare Vectors of Signed Integer Word Values

Perform an element-wise comparison of two vectors of signed integer words, recording the results of the comparison in condition code bits.

Description: $\text{DSPControl}_{\text{ccond}:25..24} \leftarrow (\text{rs}_{63..32} \text{ cond } \text{rt}_{63..32}) \mid \mid (\text{rs}_{31..0} \text{ cond } \text{rt}_{31..0})$

Each signed integer word element in register *rs* is compared with the corresponding signed integer word element in register *rt*. The two 1-bit boolean comparison results are written to bits 24 and 25 of the *DSPControl* register's 8-bit condition code field. The values of the six remaining condition code bits (bits 26 through 31 of the *DSPControl* register) are **UNPREDICTABLE**.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
CMP.EQ.PW
ccB ← GPR[rs]63..32 EQ GPR[rt]63..32
ccA ← GPR[rs]31..0 EQ GPR[rt]31..0
DSPControlccond:25..24 ← ccB || ccA
DSPControlccond:31..26 ← UNPREDICTABLE
```

```
CMP.LT.PW
ccB ← GPR[rs]63..32 LT GPR[rt]63..32
ccA ← GPR[rs]31..0 LT GPR[rt]31..0
DSPControlccond:25..24 ← ccB || ccA
DSPControlccond:31..26 ← UNPREDICTABLE
```

```
CMP.LE.PW
ccB ← GPR[rs]63..32 LE GPR[rt]63..32
ccA ← GPR[rs]31..0 LE GPR[rt]31..0
DSPControlccond:25..24 ← ccB || ccA
DSPControlccond:31..26 ← UNPREDICTABLE
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111	rs	rt	0 00000	CMP.EQ.QH 01000	CMPU.EQ.OB 010101						
SPECIAL3 011111	rs	rt	0 00000	CMP.LT.QH 01001	CMPU.EQ.OB 010101						
SPECIAL3 011111	rs	rt	0 00000	CMP.LE.QH 01010	CMPU.EQ.OB 010101						
6	5	5	5	5	6						

Format: CMP.cond.QH

CMP.EQ.QH rs, rt

CMP.LT.QH rs, rt

CMP.LE.QH rs, rt

MIPS64DSP

MIPS64DSP

MIPS64DSP

Purpose: Compare Vectors of Signed Integer Halfword Values

Perform an element-wise comparison of two vectors of four signed integer halfwords, recording the results of the comparison in condition code bits.

Description: $\text{DSPControl}_{\text{ccond}:27..24} \leftarrow (\text{rs}_{63..48} \text{ cond } \text{rt}_{63..48}) \mid \mid (\text{rs}_{47..32} \text{ cond } \text{rt}_{47..32}) \mid \mid (\text{rs}_{31..16} \text{ cond } \text{rt}_{31..16}) \mid \mid (\text{rs}_{15..0} \text{ cond } \text{rt}_{15..0})$

Each signed integer halfword element in register *rs* is compared with the corresponding signed integer halfword element in register *rt*. The four 1-bit boolean comparison results are written to bits 24 through 27 of the *DSPControl* register's 8-bit condition code field. The values of the four remaining condition code bits (bits 28 through 31 of the *DSPControl* register) are **UNPREDICTABLE**.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

CMP.EQ.QH

```
ccD ← GPR[rs]63..48 EQ GPR[rt]63..48
ccC ← GPR[rs]47..32 EQ GPR[rt]47..32
ccB ← GPR[rs]31..16 EQ GPR[rt]31..16
ccA ← GPR[rs]15..0 EQ GPR[rt]15..0
DSPControlccond:27..24 ← ccD || ccC || ccB || ccA
DSPControlccond:31..28 ← UNPREDICTABLE
```

CMP.LT.QH

```
ccD ← GPR[rs]63..48 LT GPR[rt]63..48
ccC ← GPR[rs]47..32 LT GPR[rt]47..32
ccB ← GPR[rs]31..16 LT GPR[rt]31..16
ccA ← GPR[rs]15..0 LT GPR[rt]15..0
DSPControlccond:27..24 ← ccD || ccC || ccB || ccA
DSPControlccond:31..28 ← UNPREDICTABLE
```

CMP.LE.QH

```
ccD ← GPR[rs]63..48 LE GPR[rt]63..48
ccC ← GPR[rs]47..32 LE GPR[rt]47..32
ccB ← GPR[rs]31..16 LE GPR[rt]31..16
```

```
ccA ← GPR[rs]15..0 LE GPR[rt]15..0  
DSPControlccond:27..24 ← ccD || ccC || ccB || ccA  
DSPControlccond:31..28 ← UNPREDICTABLE
```

Exceptions:

Reserved Instruction, DSP Disabled

Compare Unsigned Vectors of Eight Bytes and Write Result to GPR and DSPControl

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111	rs	rt	rd	CMPGDU.EQ.OB 11000	CMPU.EQ.OB 010101						
SPECIAL3 011111	rs	rt	rd	CMPGDU.LT.OB 11001	CMPU.EQ.OB 010101						
SPECIAL3 011111	rs	rt	rd	CMPGDU.LE.OB 11010	CMPU.EQ.OB 010101						
6	5	5	5	5	6						

Format: CMPGDU.cond.OB
 CMPGDU.EQ.OB rd, rs, rt **MIPS64DSP-R2**
 CMPGDU.LT.OB rd, rs, rt **MIPS64DSP-R2**
 CMPGDU.LE.OB rd, rs, rt **MIPS64DSP-R2**

Purpose: Compare Unsigned Vectors of Eight Bytes and Write Result to GPR and DSPControl

Compare two vectors of eight unsigned bytes each, recording the comparison results in condition code bits that are written to both the specified destination GPR and the condition code bits in the DSPControl register.

Description: $\text{DSPControl}[\text{ccond}]_{31..24} \leftarrow (\text{rs}_{63..56} \text{ cond } \text{rt}_{63..56}) \parallel (\text{rs}_{55..48} \text{ cond } \text{rt}_{55..48}) \parallel (\text{rs}_{47..40} \text{ cond } \text{rt}_{47..40}) \parallel (\text{rs}_{39..32} \text{ cond } \text{rt}_{39..32}) \parallel (\text{rs}_{31..24} \text{ cond } \text{rt}_{31..24}) \parallel (\text{rs}_{23..16} \text{ cond } \text{rt}_{23..16}) \parallel (\text{rs}_{15..8} \text{ cond } \text{rt}_{15..8}) \parallel (\text{rs}_{7..0} \text{ cond } \text{rt}_{7..0});$
 $\text{rd} \leftarrow 0^{(\text{GPRLEN}-8)} \parallel \text{DSPControl}[\text{ccond}]_{31..24}$

Each of the eight unsigned byte elements in register *rs* are compared with the corresponding unsigned byte elements in register *rt*. The eight 1-bit boolean comparison results are written to the eight least-significant bits of destination register *rd* and to bits 24 through 31 of the *DSPControl* register's 8-bit condition code field. The remaining bits in destination register *rd* are set to zero.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

CMPGDU.EQ.OB
 $\text{ccH} \leftarrow \text{GPR}[\text{rs}]_{63..56} \text{ EQ } \text{GPR}[\text{rt}]_{63..56}$
 $\text{ccG} \leftarrow \text{GPR}[\text{rs}]_{55..48} \text{ EQ } \text{GPR}[\text{rt}]_{55..48}$
 $\text{ccF} \leftarrow \text{GPR}[\text{rs}]_{47..40} \text{ EQ } \text{GPR}[\text{rt}]_{47..40}$
 $\text{ccE} \leftarrow \text{GPR}[\text{rs}]_{39..32} \text{ EQ } \text{GPR}[\text{rt}]_{39..32}$
 $\text{ccD} \leftarrow \text{GPR}[\text{rs}]_{31..24} \text{ EQ } \text{GPR}[\text{rt}]_{31..24}$
 $\text{ccC} \leftarrow \text{GPR}[\text{rs}]_{23..16} \text{ EQ } \text{GPR}[\text{rt}]_{23..16}$
 $\text{ccB} \leftarrow \text{GPR}[\text{rs}]_{15..8} \text{ EQ } \text{GPR}[\text{rt}]_{15..8}$
 $\text{ccA} \leftarrow \text{GPR}[\text{rs}]_{7..0} \text{ EQ } \text{GPR}[\text{rt}]_{7..0}$
 $\text{DSPControl}_{\text{cc}:27..24} \leftarrow \text{ccH} \parallel \text{ccG} \parallel \text{ccF} \parallel \text{ccE} \parallel \text{ccD} \parallel \text{ccC} \parallel \text{ccB} \parallel \text{ccA}$
 $\text{GPR}[\text{rd}]_{63..0} \leftarrow 0^{(\text{GPRLEN}-8)} \parallel \text{ccH} \parallel \text{ccG} \parallel \text{ccF} \parallel \text{ccE} \parallel \text{ccD} \parallel \text{ccC} \parallel \text{ccB} \parallel \text{ccA}$

CMPGDU.LT.OB
 $\text{ccH} \leftarrow \text{GPR}[\text{rs}]_{63..56} \text{ LT } \text{GPR}[\text{rt}]_{63..56}$
 $\text{ccG} \leftarrow \text{GPR}[\text{rs}]_{55..48} \text{ LT } \text{GPR}[\text{rt}]_{55..48}$
 $\text{ccF} \leftarrow \text{GPR}[\text{rs}]_{47..40} \text{ LT } \text{GPR}[\text{rt}]_{47..40}$
 $\text{ccE} \leftarrow \text{GPR}[\text{rs}]_{39..32} \text{ LT } \text{GPR}[\text{rt}]_{39..32}$
 $\text{ccD} \leftarrow \text{GPR}[\text{rs}]_{31..24} \text{ LT } \text{GPR}[\text{rt}]_{31..24}$

Compare Unsigned Vectors of Eight Bytes and Write Result to GPR and DSPControl

```

ccC ← GPR[rs]23..16 LT GPR[rt]23..16
ccB ← GPR[rs]15..8 LT GPR[rt]15..8
ccA ← GPR[rs]7..0 LT GPR[rt]7..0
DSPControlcc:27..24 ← ccH || ccG || ccF || ccE || ccD || ccC || ccB || ccA
GPR[rd]63..0 ← 0(GPRLEN-8) || ccH || ccG || ccF || ccE || ccD || ccC || ccB || ccA

CMPGDU.LE.OB
ccH ← GPR[rs]63..56 LE GPR[rt]63..56
ccG ← GPR[rs]55..48 LE GPR[rt]55..48
ccF ← GPR[rs]47..40 LE GPR[rt]47..40
ccE ← GPR[rs]39..32 LE GPR[rt]39..32
ccD ← GPR[rs]31..24 LE GPR[rt]31..24
ccC ← GPR[rs]23..16 LE GPR[rt]23..16
ccB ← GPR[rs]15..8 LE GPR[rt]15..8
ccA ← GPR[rs]7..0 LE GPR[rt]7..0
DSPControlcc:27..24 ← ccH || ccG || ccF || ccE || ccD || ccC || ccB || ccA
GPR[rd]63..0 ← 0(GPRLEN-8) || ccH || ccG || ccF || ccE || ccD || ccC || ccB || ccA

```

Exceptions:

Reserved Instruction, DSP Disabled

Compare Unsigned Vector of Four Bytes and Write Result to GPR and DSPControl CMPGDU.cond.QB

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111	rs	rt	rd		CMPGDU.EQ.QB 11000	CMPU.EQ.QB 010001					
SPECIAL3 011111	rs	rt	rd		CMPGDU.LT.QB 11001	CMPU.EQ.QB 010001					
SPECIAL3 011111	rs	rt	rd		CMPGDU.LE.QB 11010	CMPU.EQ.QB 010001					
6	5	5	5	5	5	6					

Format: CMPGDU.cond.QB

CMPGDU.EQ.QB rd, rs, rt

CMPGDU.LT.QB rd, rs, rt

CMPGDU.LE.QB rd, rs, rt

MIPSDSP-R2

MIPSDSP-R2

MIPSDSP-R2

Purpose: Compare Unsigned Vector of Four Bytes and Write Result to GPR and DSPControl

Compare two vectors of four unsigned bytes each, recording the comparison results in condition code bits that are written to both the specified destination GPR and the condition code bits in the DSPControl register.

Description: $\text{DSPControl}[\text{ccond}]_{27..24} \leftarrow (\text{rs}_{31..24} \text{ cond } \text{rt}_{31..24}) \mid (\text{rs}_{23..16} \text{ cond } \text{rt}_{23..16}) \mid (\text{rs}_{15..8} \text{ cond } \text{rt}_{15..8}) \mid (\text{rs}_{7..0} \text{ cond } \text{rt}_{7..0});$
 $\text{rd} \leftarrow 0^{(\text{GPRLEN}-4)} \mid \text{DSPControl}[\text{ccond}]_{27..24}$

Each of the four right-most unsigned byte elements in register *rs* are compared with the corresponding unsigned byte elements in register *rt*. The four 1-bit boolean comparison results are written to the four least-significant bits of destination register *rd* and to bits 24 through 27 of the *DSPControl* register's 8-bit condition code field. The remaining bits in destination register *rd* are set to zero. The value of bits 28 through 31 of the *DSPControl* register's condition code field are **UNPREDICTABLE**.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
CMPGDU.EQ.QB
ccD ← GPR[rs]31..24 EQ GPR[rt]31..24
ccC ← GPR[rs]23..16 EQ GPR[rt]23..16
ccB ← GPR[rs]15..8 EQ GPR[rt]15..8
ccA ← GPR[rs]7..0 EQ GPR[rt]7..0
DSPControlcc:27..24 ← ccD || ccC || ccB || ccA
DSPControlccond:31..28 ← UNPREDICTABLE
GPR[rd]63..0 ← 0(GPRLEN-4) || ccD || ccC || ccB || ccA
```

```
CMPGDU.LT.QB
ccD ← GPR[rs]31..24 LT GPR[rt]31..24
ccC ← GPR[rs]23..16 LT GPR[rt]23..16
ccB ← GPR[rs]15..8 LT GPR[rt]15..8
ccA ← GPR[rs]7..0 LT GPR[rt]7..0
DSPControlcc:27..24 ← ccD || ccC || ccB || ccA
DSPControlccond:31..28 ← UNPREDICTABLE
GPR[rd]63..0 ← 0(GPRLEN-4) || ccD || ccC || ccB || ccA
```

```

CMPGDU.LE.QB
    ccD ← GPR[rs]31..24 LE GPR[rt]31..24
    ccC ← GPR[rs]23..16 LE GPR[rt]23..16
    ccB ← GPR[rs]15..8 LE GPR[rt]15..8
    ccA ← GPR[rs]7..0 LE GPR[rt]7..0
    DSPControlcc:27..24 ← ccD || ccC || ccB || ccA
    DSPControlccond:31..28 ← UNPREDICTABLE
    GPR[rd]63..0 ← 0(GPRLEN-4) || ccD || ccC || ccB || ccA

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111		rs	rt		rd		CMPGU.EQ.OB 00100		CMPU.EQ.OB 010101		
SPECIAL3 011111		rs	rt		rd		CMPGU.LT.OB 00101		CMPU.EQ.OB 010101		
SPECIAL3 011111		rs	rt		rd		CMPGU.LE.OB 00110		CMPU.EQ.OB 010101		
6		5	5		5		5		6		

Format: CMPGU.cond.OB

CMPGU.EQ.OB rd, rs, rt

CMPGU.LT.OB rd, rs, rt

CMPGU.LE.OB rd, rs, rt

MIPS64DSP

MIPS64DSP

MIPS64DSP

Purpose: Compare Vectors of Unsigned Byte Values and Write Results to a GPR

Perform an element-wise comparison of two vectors of eight unsigned bytes, recording the results of the comparison in condition code bits that are written to the specified GPR.

Description: $rd \leftarrow 0^{56} \parallel (rs_{63..56} \text{ cond } rt_{63..56}) \parallel (rs_{55..48} \text{ cond } rt_{55..48}) \parallel (rs_{47..40} \text{ cond } rt_{47..40}) \parallel (rs_{39..32} \text{ cond } rt_{39..32}) \parallel (rs_{31..24} \text{ cond } rt_{31..24}) \parallel (rs_{23..16} \text{ cond } rt_{23..16}) \parallel (rs_{15..8} \text{ cond } rt_{15..8}) \parallel (rs_{7..0} \text{ cond } rt_{7..0})$

Each unsigned byte element in register *rs* is compared with the corresponding unsigned byte element in register *rt*. The eight 1-bit boolean comparison results are written to the eight least-significant bits of destination register *rd*. The remaining bits in *rd* are set to zero.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

CMPGU.EQ.OB

ccH $\leftarrow$ GPR[rs]_{63..56} EQ GPR[rt]_{63..56}

ccG $\leftarrow$ GPR[rs]_{55..48} EQ GPR[rt]_{55..48}

ccF $\leftarrow$ GPR[rs]_{47..40} EQ GPR[rt]_{47..40}

ccE $\leftarrow$ GPR[rs]_{39..32} EQ GPR[rt]_{39..32}

ccD $\leftarrow$ GPR[rs]_{31..24} EQ GPR[rt]_{31..24}

ccC $\leftarrow$ GPR[rs]_{23..16} EQ GPR[rt]_{23..16}

ccB $\leftarrow$ GPR[rs]_{15..8} EQ GPR[rt]_{15..8}

ccA $\leftarrow$ GPR[rs]_{7..0} EQ GPR[rt]_{7..0}

GPR[rd]_{63..0} $\leftarrow$ $0^{56} \parallel$ ccH $\parallel$ ccG $\parallel$ ccF $\parallel$ ccE $\parallel$ ccD $\parallel$ ccC $\parallel$ ccB $\parallel$ ccA

CMPGU.LT.OB

ccH $\leftarrow$ GPR[rs]_{63..56} LT GPR[rt]_{63..56}

ccG $\leftarrow$ GPR[rs]_{55..48} LT GPR[rt]_{55..48}

ccF $\leftarrow$ GPR[rs]_{47..40} LT GPR[rt]_{47..40}

ccE $\leftarrow$ GPR[rs]_{39..32} LT GPR[rt]_{39..32}

ccD $\leftarrow$ GPR[rs]_{31..24} LT GPR[rt]_{31..24}

ccC $\leftarrow$ GPR[rs]_{23..16} LT GPR[rt]_{23..16}

ccB $\leftarrow$ GPR[rs]_{15..8} LT GPR[rt]_{15..8}

$$ccA \leftarrow GPR[rs]_{7..0} \text{ LT } GPR[rt]_{7..0}$$

$$GPR[rd]_{63..0} \leftarrow 0^{56} \parallel ccH \parallel ccG \parallel ccF \parallel ccE \parallel ccD \parallel ccC \parallel ccB \parallel ccA$$

CMPGU.LE.OB

$$ccH \leftarrow GPR[rs]_{63..56} \text{ LE } GPR[rt]_{63..56}$$

$$ccG \leftarrow GPR[rs]_{55..48} \text{ LE } GPR[rt]_{55..48}$$

$$ccF \leftarrow GPR[rs]_{47..40} \text{ LE } GPR[rt]_{47..40}$$

$$ccE \leftarrow GPR[rs]_{39..32} \text{ LE } GPR[rt]_{39..32}$$

$$ccD \leftarrow GPR[rs]_{31..24} \text{ LE } GPR[rt]_{31..24}$$

$$ccC \leftarrow GPR[rs]_{23..16} \text{ LE } GPR[rt]_{23..16}$$

$$ccB \leftarrow GPR[rs]_{15..8} \text{ LE } GPR[rt]_{15..8}$$

$$ccA \leftarrow GPR[rs]_{7..0} \text{ LE } GPR[rt]_{7..0}$$

$$GPR[rd]_{63..0} \leftarrow 0^{56} \parallel ccH \parallel ccG \parallel ccF \parallel ccE \parallel ccD \parallel ccC \parallel ccB \parallel ccA$$
Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111		rs	rt		rd		CMPGU.EQ.QB 00100		CMPU.EQ.QB 010001		
SPECIAL3 011111		rs	rt		rd		CMPGU.LT.QB 00101		CMPU.EQ.QB 010001		
SPECIAL3 011111		rs	rt		rd		CMPGU.LE.QB 00110		CMPU.EQ.QB 010001		
6		5	5		5		5		6		

Format: CMPGU.cond.QB

CMPGU.EQ.QB rd, rs, rt

CMPGU.LT.QB rd, rs, rt

CMPGU.LE.QB rd, rs, rt

MIPSDSP

MIPSDSP

MIPSDSP

Purpose: Compare Vectors of Unsigned Byte Values and Write Results to a GPR

Perform an element-wise comparison of two vectors of unsigned bytes, recording the results of the comparison in condition code bits that are written to the specified GPR.

Description: $rd \leftarrow 0^{60} \parallel (rs_{31..24} \text{ cond } rt_{31..24}) \parallel (rs_{23..16} \text{ cond } rt_{23..16}) \parallel (rs_{15..8} \text{ cond } rt_{15..8}) \parallel (rs_{7..0} \text{ cond } rt_{7..0})$

Each of the four right-most unsigned byte elements in register *rs* are compared with the corresponding unsigned byte elements in register *rt*. The four 1-bit boolean comparison results are written to the four least-significant bits of destination register *rd*. The remaining bits in *rd* are set to zero.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

CMPGU.EQ.QB

$ccD \leftarrow GPR[rs]_{31..24} \text{ EQ } GPR[rt]_{31..24}$

$ccC \leftarrow GPR[rs]_{23..16} \text{ EQ } GPR[rt]_{23..16}$

$ccB \leftarrow GPR[rs]_{15..8} \text{ EQ } GPR[rt]_{15..8}$

$ccA \leftarrow GPR[rs]_{7..0} \text{ EQ } GPR[rt]_{7..0}$

$GPR[rd]_{63..0} \leftarrow 0^{(GPRLEN-4)} \parallel ccD \parallel ccC \parallel ccB \parallel ccA$

CMPGU.LT.QB

$ccD \leftarrow GPR[rs]_{31..24} \text{ LT } GPR[rt]_{31..24}$

$ccC \leftarrow GPR[rs]_{23..16} \text{ LT } GPR[rt]_{23..16}$

$ccB \leftarrow GPR[rs]_{15..8} \text{ LT } GPR[rt]_{15..8}$

$ccA \leftarrow GPR[rs]_{7..0} \text{ LT } GPR[rt]_{7..0}$

$GPR[rd]_{63..0} \leftarrow 0^{(GPRLEN-4)} \parallel ccD \parallel ccC \parallel ccB \parallel ccA$

CMPGU.LE.QB

$ccD \leftarrow GPR[rs]_{31..24} \text{ LE } GPR[rt]_{31..24}$

$ccC \leftarrow GPR[rs]_{23..16} \text{ LE } GPR[rt]_{23..16}$

$ccB \leftarrow GPR[rs]_{15..8} \text{ LE } GPR[rt]_{15..8}$

$ccA \leftarrow GPR[rs]_{7..0} \text{ LE } GPR[rt]_{7..0}$

$GPR[rd]_{63..0} \leftarrow 0^{(GPRLEN-4)} \parallel ccD \parallel ccC \parallel ccB \parallel ccA$

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111	rs					rt					
						0 00000	CMPU.EQ.OB 00000				
SPECIAL3 011111	rs					0 00000	CMPU.LT.OB 00001				
						0 00000	CMPU.LE.OB 00010				
SPECIAL3 011111	rs					0 00000	CMPU.EQ.OB 010101				
						0 00000	CMPU.EQ.OB 010101				
						0 00000	CMPU.EQ.OB 010101				
6	5					5	5				

Format: CMPU.cond.OB

CMPU.EQ.OB rs, rt

CMPU.LT.OB rs, rt

CMPU.LE.OB rs, rt

MIPS64DSP

MIPS64DSP

MIPS64DSP

Purpose: Compare Vectors of Unsigned Byte Values

Perform an element-wise comparison of two vectors of eight unsigned bytes, recording the results of the comparison in condition code bits.

Description: $\text{DSPControl}_{\text{ccond}:31..24} \leftarrow (\text{rs}_{63..56} \text{ cond } \text{rt}_{63..56}) \parallel (\text{rs}_{55..48} \text{ cond } \text{rt}_{55..48}) \parallel (\text{rs}_{47..40} \text{ cond } \text{rt}_{47..40}) \parallel (\text{rs}_{39..32} \text{ cond } \text{rt}_{39..32}) \parallel (\text{rs}_{31..24} \text{ cond } \text{rt}_{31..24}) \parallel (\text{rs}_{23..16} \text{ cond } \text{rt}_{23..16}) \parallel (\text{rs}_{15..8} \text{ cond } \text{rt}_{15..8}) \parallel (\text{rs}_{7..0} \text{ cond } \text{rt}_{7..0})$

Each unsigned byte element in register *rs* is compared with the corresponding unsigned byte element in register *rt*. The eight 1-bit boolean comparison results are written to bits 24 through 31 of the *DSPControl* register's 8-bit condition code field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

CMPU.EQ.OB

ccH $\leftarrow \text{GPR}[\text{rs}]_{63..56} \text{ EQ } \text{GPR}[\text{rt}]_{63..56}$

ccG $\leftarrow \text{GPR}[\text{rs}]_{55..48} \text{ EQ } \text{GPR}[\text{rt}]_{55..48}$

ccF $\leftarrow \text{GPR}[\text{rs}]_{47..40} \text{ EQ } \text{GPR}[\text{rt}]_{47..40}$

ccE $\leftarrow \text{GPR}[\text{rs}]_{39..32} \text{ EQ } \text{GPR}[\text{rt}]_{39..32}$

ccD $\leftarrow \text{GPR}[\text{rs}]_{31..24} \text{ EQ } \text{GPR}[\text{rt}]_{31..24}$

ccC $\leftarrow \text{GPR}[\text{rs}]_{23..16} \text{ EQ } \text{GPR}[\text{rt}]_{23..16}$

ccB $\leftarrow \text{GPR}[\text{rs}]_{15..8} \text{ EQ } \text{GPR}[\text{rt}]_{15..8}$

ccA $\leftarrow \text{GPR}[\text{rs}]_{7..0} \text{ EQ } \text{GPR}[\text{rt}]_{7..0}$

$\text{DSPControl}_{\text{ccond}:31..24} \leftarrow \text{ccH} \parallel \text{ccG} \parallel \text{ccF} \parallel \text{ccE} \parallel \text{ccD} \parallel \text{ccC} \parallel \text{ccB} \parallel \text{ccA}$

CMPU.LT.OB

ccH $\leftarrow \text{GPR}[\text{rs}]_{63..56} \text{ LT } \text{GPR}[\text{rt}]_{63..56}$

ccG $\leftarrow \text{GPR}[\text{rs}]_{55..48} \text{ LT } \text{GPR}[\text{rt}]_{55..48}$

ccF $\leftarrow \text{GPR}[\text{rs}]_{47..40} \text{ LT } \text{GPR}[\text{rt}]_{47..40}$

ccE $\leftarrow \text{GPR}[\text{rs}]_{39..32} \text{ LT } \text{GPR}[\text{rt}]_{39..32}$

ccD $\leftarrow \text{GPR}[\text{rs}]_{31..24} \text{ LT } \text{GPR}[\text{rt}]_{31..24}$

ccC $\leftarrow \text{GPR}[\text{rs}]_{23..16} \text{ LT } \text{GPR}[\text{rt}]_{23..16}$

ccB $\leftarrow \text{GPR}[\text{rs}]_{15..8} \text{ LT } \text{GPR}[\text{rt}]_{15..8}$

ccA $\leftarrow \text{GPR}[\text{rs}]_{7..0} \text{ LT } \text{GPR}[\text{rt}]_{7..0}$

$$\text{DSPControl}_{\text{cond:31..24}} \leftarrow \text{ccH} \mid \mid \text{ccG} \mid \mid \text{ccF} \mid \mid \text{ccE} \mid \mid \text{ccD} \mid \mid \text{ccC} \mid \mid \text{ccB} \mid \mid \text{ccA}$$

CMPU.LE.OB

$$\text{ccH} \leftarrow \text{GPR}[\text{rs}]_{63..56} \text{ LE } \text{GPR}[\text{rt}]_{63..56}$$

$$\text{ccG} \leftarrow \text{GPR}[\text{rs}]_{55..48} \text{ LE } \text{GPR}[\text{rt}]_{55..48}$$

$$\text{ccF} \leftarrow \text{GPR}[\text{rs}]_{47..40} \text{ LE } \text{GPR}[\text{rt}]_{47..40}$$

$$\text{ccE} \leftarrow \text{GPR}[\text{rs}]_{39..32} \text{ LE } \text{GPR}[\text{rt}]_{39..32}$$

$$\text{ccD} \leftarrow \text{GPR}[\text{rs}]_{31..24} \text{ LE } \text{GPR}[\text{rt}]_{31..24}$$

$$\text{ccC} \leftarrow \text{GPR}[\text{rs}]_{23..16} \text{ LE } \text{GPR}[\text{rt}]_{23..16}$$

$$\text{ccB} \leftarrow \text{GPR}[\text{rs}]_{15..8} \text{ LE } \text{GPR}[\text{rt}]_{15..8}$$

$$\text{ccA} \leftarrow \text{GPR}[\text{rs}]_{7..0} \text{ LE } \text{GPR}[\text{rt}]_{7..0}$$

$$\text{DSPControl}_{\text{cond:31..24}} \leftarrow \text{ccH} \mid \mid \text{ccG} \mid \mid \text{ccF} \mid \mid \text{ccE} \mid \mid \text{ccD} \mid \mid \text{ccC} \mid \mid \text{ccB} \mid \mid \text{ccA}$$

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111	rs	rt	0 00000	CMPU.EQ.QB 00000	CMPU.EQ.QB 010001						
SPECIAL3 011111	rs	rt	0 00000	CMPU.LT.QB 00001	CMPU.EQ.QB 010001						
SPECIAL3 011111	rs	rt	0 00000	CMPU.LE.QB 00010	CMPU.EQ.QB 010001						
6	5	5	5	5	5	6					

Format: CMPU.cond.QB

CMPU.EQ.QB rs, rt

CMPU.LT.QB rs, rt

CMPU.LE.QB rs, rt

MIPSDSP

MIPSDSP

MIPSDSP

Purpose: Compare Vectors of Unsigned Byte Values

Perform an element-wise comparison of two vectors of four unsigned bytes, recording the results of the comparison in condition code bits.

Description: $\text{DSPControl}_{\text{ccond}:27..24} \leftarrow (\text{rs}_{31..24} \text{ cond } \text{rt}_{31..24}) \mid (\text{rs}_{23..16} \text{ cond } \text{rt}_{23..16}) \mid (\text{rs}_{15..8} \text{ cond } \text{rt}_{15..8}) \mid (\text{rs}_{7..0} \text{ cond } \text{rt}_{7..0})$

Each of the four right-most unsigned byte elements in register *rs* are compared with the corresponding unsigned byte elements in register *rt*. The four 1-bit boolean comparison results are written to bits 24 through 27 of the *DSPControl* register's 8-bit condition code field. The value of bits 28 through 31 of the *DSPControl* register's condition code field are **UNPREDICTABLE**.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

CMPU.EQ.QB

```
ccD ← GPR[rs]31..24 EQ GPR[rt]31..24
ccC ← GPR[rs]23..16 EQ GPR[rt]23..16
ccB ← GPR[rs]15..8 EQ GPR[rt]15..8
ccA ← GPR[rs]7..0 EQ GPR[rt]7..0
DSPControlccond:27..24 ← ccD || ccC || ccB || ccA
DSPControlccond:31..28 ← UNPREDICTABLE
```

CMPU.LT.QB

```
ccD ← GPR[rs]31..24 LT GPR[rt]31..24
ccC ← GPR[rs]23..16 LT GPR[rt]23..16
ccB ← GPR[rs]15..8 LT GPR[rt]15..8
ccA ← GPR[rs]7..0 LT GPR[rt]7..0
DSPControlccond:27..24 ← ccD || ccC || ccB || ccA
DSPControlccond:31..28 ← UNPREDICTABLE
```

CMPU.LE.QB

```
ccD ← GPR[rs]31..24 LE GPR[rt]31..24
ccC ← GPR[rs]23..16 LE GPR[rt]23..16
ccB ← GPR[rs]15..8 LE GPR[rt]15..8
```

```
ccA ← GPR[rs]7..0 LE GPR[rt]7..0  
DSPControlccond:27..24 ← ccD || ccC || ccB || ccA  
DSPControlccond:31..28 ← UNPREDICTABLE
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0	
SPECIAL3 011111			rs		rt		sa		DAPPEND 00000		DAPPEND 110101	
6			5		5		5		5		6	

Format: DAPPEND *rt*, *rs*, *sa*

MIPS64DSP-R2

Purpose: Left Shift and Append Bits to the LSB

Shift a general-purpose register left, inserting bits from the another GPR into the bit positions emptied by the shift.

Description: $rt \leftarrow (rt_{63..0} \ll sa_{4..0}) \mid rs_{sa-1..0}$

The 64-bit value in register *rt* is left-shifted by the specified shift amount *sa*, and *sa* bits from the least-significant positions of the *rs* register are inserted into the bit positions in *rt* emptied by the shift. The 64-bit shifted value is then written to destination register *rt*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

if ( sa4..0 = 0 ) then
    temp63..0 ← GPR[rt]63..0
else
    temp63..0 ← ( GPR[rt]63-sa..0 || GPR[rs]sa-1..0 )
endif
GPR[rt]63..0 = temp63..0

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	14	13	11	10	6	5	0
SPECIAL3 011111		rs		rt		0		bp		DBALIGN 10000		DAPPEND 110101	
6		5		5		2		3		5		6	

Format: DBALIGN *rt*, *rs*, *bp*

MIPS64DSP-R2

Purpose: Byte Align Contents from Two Registers

Create a doubleword result by combining a specified number of bytes from each of two source registers.

Description: $rt \leftarrow (rt \ll 8*bp) \mid\mid (rs \gg 8*(8-bp))$

The 64-bit word in register *rt* is left-shifted as a 64-bit value by *bp* byte positions, and the right-most word in register *rs* is right-shifted as a 64-bit value by $(8-bp)$ byte positions. The shifted values are then *or*-ed together to create a 64-bit result that is written to destination register *rt*.

The argument *bp* is provided by the instruction, and is interpreted as an unsigned three-bit integer taking values between zero and seven.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```

if (( bp2..0 = 0 ) or ( bp2..0 = 2 ) or ( bp2..0 = 4 )) then
    GPR[rt]63..0 ← UNPREDICTABLE
else
    GPR[rt]63..0 ← ( GPR[rt]63..0 << (8*bp2..0) ) || ( GPR[rs]63..0 >> (8*(8-bp2..0)) )
endif

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111						size		rt		0 000	ac	DEXTP 00010	DEXTR.W 111100
6						5		5		3	2	5	6

Format: DEXTP rt, ac, size

MIPS64DSP

Purpose: Extract Fixed Bitfield From Arbitrary Position in Accumulator to GPR

Extract $size+1$ contiguous bits from a 128-bit accumulator from a position specified in the *DSPControl* register, writing the bits to a GPR with zero-extension.

Description: $rt \leftarrow \text{zero_extend}(ac_{pos..pos-size})$

A set of $size+1$ contiguous bits are extracted from an arbitrary position in accumulator *ac* and zero-extended to create a 64-bit word that is written to register *rt*.

The bit position, *start_pos*, of the first bit of the contiguous set to extract is specified by the *pos* field in bits 0 through 6 of the *DSPControl* register. The last bit in the set is $start_pos - size$, where *size* is specified in the instruction.

The value of *ac* can range from 0 to 3. When *ac*=0, this refers to the original *HI/LO* register pair of the MIPS64 architecture. After the execution of this instruction, accumulator *ac* remains unmodified.

If $start_pos - (size + 1) \geq -1$, the extraction is valid, otherwise the extraction is invalid and is said to have failed. The value of the destination register is **UNPREDICTABLE** when the extraction is invalid. Upon an invalid extraction this instruction writes a 1 to bit 14, the Extract Failed Indicator (EFI) bit of the *DSPControl* register, and 0 otherwise.

The values of bits 0 to 6 in the *pos* field of the *DSPControl* register are unchanged by this instruction.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

start_pos6..0 ← DSPControlpos:6..0
if ( (start_pos6..0 - (size+1)) >= -1 ) then
    tempsize..0 ← ( HI[ac]63..0 || LO[ac]63..0 )start_pos..start_pos-size
    GPR[rt]63..0 ← 0(GPRLEN-(size+1)) || tempsize..0
    DSPControlEFI:14 ← 0
else
    DSPControlEFI:14 ← 1
    GPR[rt]63..0 ← UNPREDICTABLE
endif

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	size					rt	0 000	ac	DEXTPDP 01010			DEXTR.W 111100	
6	5					5	3	2	5			6	

Format: DEXTPDP *rt*, *ac*, *size*

MIPS64DSP

Purpose: Extract Fixed Bitfield From Arbitrary Position in Accumulator to GPR and Decrement Pos

Extract *size*+1 contiguous bits from a 128-bit accumulator from a position specified in the *DSPControl* register, writing the bits to a GPR with zero-extension and modifying the extraction position.

Description: $rt \leftarrow \text{zero_extend}(ac_{pos..pos-size})$; $DSPControl_{pos:6..0} -= (size+1)$

A set of *size*+1 contiguous bits are extracted from an arbitrary position in accumulator *ac* and zero-extended to create a 64-bit word that is written to register *rt*.

The bit position, *start_pos*, of the first bit of the contiguous set to extract is specified by the *pos* field in bits 0 through 6 of the *DSPControl* register. The position of the last bit in the extracted set is *start_pos* - *size*, where the *size* argument specified in the instruction.

The value of *ac* can range from 0 to 3. When *ac*=0, this refers to the original *HI/LO* register pair of the MIPS64 architecture. After the execution of this instruction, accumulator *ac* remains unmodified.

If $start_pos - (size + 1) \geq -1$, the extraction is valid and the value of the *pos* field in the *DSPControl* register is decremented by *size*+1. Otherwise, the extraction is invalid and is said to have failed. The value of the destination register is **UNPREDICTABLE** when the extraction is invalid, and the value of the *pos* field in the *DSPControl* register (bits 0 through 6) is not modified.

Upon an invalid extraction this instruction writes a 1 to bit 14, the Extract Failed Indicator (EFI) bit of the *DSPControl* register, and 0 otherwise.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

start_pos6..0 ← DSPControlpos:6..0
if ( (start_pos6..0 - (size+1)) >= -1 ) then
    tempsize..0 ← ( HI[ac]63..0 || LO[ac]63..0 )start_pos..start_pos-size
    GPR[rt] ← 0(GPRLEN-(size+1)) || tempsize..0
    DSPControlpos:6..0 ← DSPControlpos:6..0 - (size + 1)
    DSPControlEFI:14 ← 0
else
    DSPControlEFI:14 ← 1
    GPR[rt] ← UNPREDICTABLE
endif

```

Exceptions:

Reserved Instruction, DSP Disabled

Extract Variable Bitfield From Arbitrary Position in Accumulator to GPR and Decrement Pos

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111		rs		rt		0 000		ac		DEXTPDPV 01011		DEXTR.W 111100	
6		5		5		3		2		5		6	

Format: DEXTPDPV *rt*, *ac*, *rs*

MIPS64DSP

Purpose: Extract Variable Bitfield From Arbitrary Position in Accumulator to GPR and Decrement Pos

Extract a fixed number of contiguous bits from a 128-bit accumulator from a position specified in the *DSPControl* register, writing the bits to a GPR with zero-extension and modifying the extraction position.

Description: $rt \leftarrow \text{zero_extend}(ac_{pos..pos-GPR[rs][5:0]})$; $DSPControl_{pos:6..0} -= (GPR[rs]_{5..0} + 1)$

A fixed number of contiguous bits are extracted from an arbitrary position in accumulator *ac* and zero-extended to create a 64-bit word that is written to destination register *rt*. The number of bits extracted is *size*+1, where *size* is specified by the six least-significant bits in register *rs*, interpreted as a six-bit unsigned integer. The remaining bits in register *rs* are ignored.

The bit position, *start_pos*, of the first bit of the contiguous set to extract is specified by the *pos* field in bits 0 through 6 of the *DSPControl* register. The last bit in the set is *start_pos* - *size*.

The value of *ac* can range from 0 to 3. When *ac*=0, this refers to the original *H/L0* register pair of the MIPS64 architecture. After the execution of this instruction, accumulator *ac* remains unmodified.

If $start_pos - (size + 1) \geq -1$, the extraction is valid and the value of the *pos* field in the *DSPControl* register is decremented by *size*+1. Otherwise, the extraction is invalid and is said to have failed. The value of the destination register is **UNPREDICTABLE** when the extraction is invalid, and the value of the *pos* field in the *DSPControl* register (bits 0 through 6) is not modified.

Upon an invalid extraction this instruction writes a 1 to bit 14, the Extract Failed Indicator (EFI) bit of the *DSPControl* register, and 0 otherwise.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

start_pos6..0 ← DSPControlpos:6..0
size5..0 ← GPR[rs]5..0
if ( (start_pos5..0 - (size+1)) >= -1 ) then
    temp ← ( HI[ac]63..0 || LO[ac]63..0 )start_pos..start_pos-size
    GPR[rt] ← 0(GPRLEN-(size+1)) || tempsize..0
    DSPControlpos:6..0 ← DSPControlpos:6..0 - (size + 1)
    DSPControlEFI:14 ← 0
else
    DSPControlEFI:14 ← 1
    GPR[rt] ← UNPREDICTABLE
endif

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111						rs		rt		0 000	ac	DEXTPV 00011	DEXTR.W 111100
6						5		5		3	2	5	6

Format: DEXTPV *rt*, *ac*, *rs*

MIPS64DSP

Purpose: Extract Variable Bitfield From Arbitrary Position in Accumulator to GPR

Extract a variable number of contiguous bits from a 128-bit accumulator from a position specified in the *DSPControl* register, writing the bits to a GPR with zero-extension.

Description: $rt \leftarrow \text{zero_extend}(ac_{pos..pos-rs[5:0]})$

A variable number of contiguous bits are extracted from an arbitrary position in accumulator *ac* and zero-extended if necessary to create a 64-bit word that is written to register *rt*. The number of bits extracted is *size*+1 bits, where *size* is specified by the six least-significant bits of register *rs*; the remaining bits in *rs* are ignored.

The position of the first bit of the contiguous set to extract, *start_pos*, is specified by the *pos* field in bits 0 through 6 of the *DSPControl* register. The position of the last bit in the contiguous set is *start_pos* - *size*.

The value of *ac* can range from 0 to 3. When *ac*=0, this refers to the original *H/L0* register pair of the MIPS64 architecture. After the execution of this instruction, accumulator *ac* remains unmodified.

An extraction is valid if $start_pos - (size + 1) \geq -1$; otherwise, the extraction is invalid and is said to have failed. The value of the destination register is **UNPREDICTABLE** when the extraction is invalid. Upon an invalid extraction this instruction writes a 1 to bit 14, the Extract Failed Indicator (EFI) bit of the *DSPControl* register, and 0 otherwise.

The values of bits 0 to 6 in the *pos* field of the *DSPControl* register are unchanged by this instruction.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

start_pos6..0 ← DSPControlpos:6..0
size5..0 ← GPR[rs]5..0
if ( (start_pos5..0 - (size+1)) >= -1 ) then
    tempsize..0 ← ( HI[ac]63..0 || LO[ac]63..0 )start_pos..start_pos-size
    GPR[rt] ← 0(GPREN-(size+1)) || tempsize..0
    DSPControlEFI:14 ← 0
else
    DSPControlEFI:14 ← 1
    GPR[rt] ← UNPREDICTABLE
endif

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	shift				rt		0 000		ac		DEXTR.L 10000		DEXTR.W 111100
SPECIAL3 011111	shift				rt		0 000		ac		DEXTR_R.L 10100		DEXTR.W 111100
SPECIAL3 011111	shift				rt		0 000		ac		DEXTR_RS.L 10110		DEXTR.W 111100
6	5				5		3		2		5		6

Format: DEXTR[_RS].L
DEXTR.L rt, ac, shift
DEXTR_R.L rt, ac, shift
DEXTR_RS.L rt, ac, shift

MIPS64DSP
MIPS64DSP
MIPS64DSP

Purpose: Extract Doubleword Value With Right Shift From Accumulator to GPR

Extract a doubleword value from a 128-bit accumulator to a GPR with right shift, and with optional rounding or rounding and saturation.

Description: $rt \leftarrow \text{sat}_{64}(\text{round}(\text{ac} \gg \text{shift}))$

The value in accumulator *ac* is shifted right by *shift* bits with sign extension (arithmetic shift right). The lower 64 bits of the shifted value are then written to the destination register *rt*.

The rounding variant of the instruction adds a 1 at the most-significant discarded bit position prior to writing the lower 64 bits of the shifted result to the destination register.

The rounding and saturating variant of the instruction adds a 1 at the most-significant discarded bit position. If the rounding operation results in an overflow, the shifted value is clamped to the maximum positive Q63 fractional value (0x7FFFFFFFFFFFFFFF hexadecimal). The rounded and saturated result is then written to the destination register.

The value of *ac* can range from 0 to 3. When *ac*=0, this refers to the original *H/L*O register pair of the MIPS64 architecture. After the execution of this instruction, *ac* remains unmodified.

For the rounding and rounding and saturating variants of the instruction, bit 23 of the *DSPControl* register in the *ouflag* field is set to 1 if the operation results in overflow or saturation.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

DEXTR.Ls5..0 ← 0 || shift4..0
temp128..0 ← shiftAccRightArithmetic( ac, s5..0 )
GPR[rt] ← temp64..1

DEXTR_R.L
s5..0 ← 0 || shift4..0
temp128..0 ← _shiftAccRightArithmetic( ac, s5..0 )
temp128..0 ← temp128..0 + 1
if ( ( temp128..64 != 0 ) and ( temp128..64 != 0xFFFFFFFFFFFFFFFF ) ) then
    DSPControlouflag:23 ← 1
endif
GPR[rt] ← temp64..1

```

```

DEXTR_RS.L
    s5..0 ← 0 || shift4..0
    temp128..0 ← _shiftAccRightArithmetic( ac, s5..0 )
    temp128..0 ← temp128..0 + 1
    if ( ( temp128..64 != 0 ) and ( temp128..64 != 0xFFFFFFFFFFFFFFFF ) ) then
        if ( temp128 = 0 ) then
            temp64..1 ← 0x7FFFFFFFFFFFFFFF
        else
            temp64..1 ← 0x8000000000000000
        endif
        DSPControl_ouflag:23 ← 1
    endif
    GPR[rt] ← temp64..1

function _shiftAccRightArithmetic( ac1..0, shift5..0 )
    if ( shift5..0 = 0 ) then
        temp128..0 ← ( HI[ac]0 || LO[ac]63..0 || 0 )
    else
        sign ← HI[ac]63
        temp128..0 ← sign<sup>shift</sup> || ( ( HI[ac]63..0 || LO[ac]63..0 ) >> shift5..0 ) ||
        LO[ac]<sub>shift-1</sub>
    endif
    return temp128..0
endfunction _shiftAccRightArithmetic

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	shift				rt		0 000	ac	DEXTR.W 00000			DEXTR.W 111100	
SPECIAL3 011111	shift				rt		0 000	ac	DEXTR_R.W 00100			DEXTR.W 111100	
SPECIAL3 011111	shift				rt		0 000	ac	DEXTR_RS.W 00110			DEXTR.W 111100	
6	5				5		3	2	5			6	

Format: DEXTR[_RS].W
 DEXTR.W rt, ac, shift
 DEXTR_R.W rt, ac, shift
 DEXTR_RS.W rt, ac, shift

MIPS64DSP
MIPS64DSP
MIPS64DSP

Purpose: Extract Word Value With Right Shift From Accumulator to GPR

Extract a word value from a 128-bit accumulator to a GPR with right shift, and with optional rounding or rounding and saturation.

Description: $rt \leftarrow \text{sat32}(\text{round}(ac \gg \text{shift}))$

The value in accumulator *ac* is shifted right by *shift* bits with sign extension (arithmetic shift right). The lower 32 bits of the shifted value are then sign-extended to 64 bits and written to the destination register *rt*.

The rounding variant of the instruction adds a 1 at the most-significant discarded bit position. The 32 least-significant bits of the rounded result are then sign-extended to 64 bits and written to the destination register.

The rounding and saturating variant of the instruction adds a 1 at the most-significant discarded bit position. If the rounding operation results in an overflow, the shifted value is clamped to the maximum positive Q31 fractional value (0x7FFFFFFF hexadecimal). The rounded and saturated result is then sign-extended to 64 bits and written to the destination register.

The value of *ac* can range from 0 to 3. When *ac*=0, this refers to the original *H/L0* register pair of the MIPS64 architecture. After the execution of this instruction, *ac* remains unmodified.

For the rounding and rounding and saturating variants of the instruction, bit 23 of the *DSPControl* register in the *ouflag* field is set to 1 if the operation results in overflow or saturation.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

DEXTR.Ws5..0 ← 0 || shift
temp128..0 ← _shiftAccRightArithmetic( ac, s5..0 )
GPR[rt] ← (temp32)32 || temp32..1

DEXTR_R.W
s5..0 ← 0 || shift4..0
temp128..0 ← _shiftAccRightArithmetic( ac, s5..0 )
temp128..0 ← temp128..0 + 1
if ( ( temp128..32 != 0 ) and ( temp128..32 != 0xFFFFFFFFFFFFFFFF ) ) then
    DSPControl_ouflag:23 ← 1
endif

```

```

GPR[rt] ← (temp32)32 || temp32..1

DEXTR_RS.W
s5..0 ← 0 || shift4..0
temp128..0 ← _shiftAccRightArithmetic( ac, s5..0 )
temp128..0 ← temp128..0 + 1
if ( ( temp128..32 != 0 ) and ( temp128..32 != 0xFFFFFFFFFFFFFFFF ) ) then
    if ( temp128 = 0 ) then
        temp32..1 ← 0x7FFFFFFF
    else
        temp32..1 ← 0x80000000
    endif
    DSPControlouflag:23 ← 1
endif
GPR[rt] ← (temp32)32 || temp32..1

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111			shift		rt		0 000		ac	DEXTR_S.H 01110		DEXTR.W 111100	
6			5		5		3		2	5		6	

Format: DEXTR_S.H rt, ac, shift

MIPS64DSP

Purpose: Extract Halfword Value From Accumulator to GPR With Right Shift and Saturate

Extract a halfword value from a 128-bit accumulator right-shifted by a fixed amount to a GPR, with saturation.

Description: $rt \leftarrow \text{sign_extend}(\text{sat16}(\text{round}(\text{ac} \gg \text{shift})))$

The value in accumulator *ac* is shifted right by *shift* bits with sign extension (arithmetic shift right). The 128-bit value is then saturated to 16-bits, sign-extended to 64 bits, and written to the destination register *rt*.

The value of *ac* can range from 0 to 3. When *ac*=0, this refers to the original *HI/LO* register pair of the MIPS64 architecture. After the execution of this instruction, *ac* remains unmodified.

This instruction sets bit 23 of the *DSPControl* register in the *ouflag* field if the operation results in saturation.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

temp127..0 ← shiftAccRightArithmetic( ac, shift )
if ( temp127..0 > 32767 ) then
    temp15..0 ← 0x7FFF
    DSPControlouflag:23 ← 1
else if ( temp127..0 < -32768 ) then
    temp15..0 ← 0x8000
    DSPControlouflag:23 ← 1
endif
GPR[rt] ← (temp15)48 || temp15..0

function shiftAccRightArithmetic( ac1..0, shift4..0 )
    if ( shift = 0 ) then
        temp127..0 ← ( HI[ac]63..0 || LO[ac]63..0 )
    else
        sign ← HI[ac]63
        temp127..0 ← ( signshift || HI[ac]63-shift..0 || LO[ac]63..shift )
    endif
    return temp127..0
endfunction shiftAccRightArithmetic

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	rs	rt	0 000	ac	DEXTRV.L 10001	DEXTR.W 111100							
SPECIAL3 011111	rs	rt	0 000	ac	DEXTRV_R.L 10101	DEXTR.W 111100							
SPECIAL3 011111	rs	rt	0 000	ac	DEXTRV_RS.L 10111	DEXTR.W 111100							
6	5	5	3	2	5	6							

Format: DEXTRV[_RS].L
DEXTRV.L rt, ac, rs
DEXTRV_R.L rt, ac, rs
DEXTRV_RS.L rt, ac, rs

MIPS64DSP
MIPS64DSP
MIPS64DSP

Purpose: Extract Doubleword Value With Variable Right Shift From Accumulator to GPR

Extract a doubleword value from a 128-bit accumulator to a GPR with variable right shift, and with optional rounding or rounding and saturation.

Description: $rt \leftarrow \text{sat64}(\text{round}(ac \gg \text{GPR}[rs]_{5..0}))$

The value in accumulator *ac* is shifted right by *shift* bits with sign extension (arithmetic shift right). The lower 64 bits of the shifted value are then written to the destination register *rt*. The value of *shift* is taken from the six least-significant bits of register *rs*; the remaining bits in *rs* are ignored.

The rounding variant of the instruction adds a 1 at the most-significant discarded bit position prior to writing the lower 64 bits of the shifted result to the destination register.

The rounding and saturating variant of the instruction adds a 1 at the most-significant discarded bit position. If the rounding operation results in an overflow, the shifted value is clamped to the maximum positive Q63 fractional value (0x7FFFFFFFFFFFFFFFFF hexadecimal). The rounded and saturated result is then written to the destination register.

The value of *ac* can range from 0 to 3. When *ac*=0, this refers to the original *H/L*O register pair of the MIPS64 architecture. After the execution of this instruction, *ac* remains unmodified.

For the rounding and rounding and saturating variants of the instruction, bit 23 of the *DSPControl* register in the *ouflag* field is set to 1 if the operation results in overflow or saturation.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

DEXTRV.Ltemp128..0 ← _shiftAccRightArithmetic( ac1..0, GPR[rs]5..0 )
GPR[rt] ← temp64..1

DEXTRV_R.L
temp128..0 ← _shiftAccRightArithmetic( ac1..0, GPR[rs]5..0 )
temp128..0 ← temp128..0 + 1
if ( ( temp128..64 != 0 ) and ( temp128..64 != 0xFFFFFFFFFFFFFFFF ) ) then
    DSPControl_ouflag:23 ← 1
endif
GPR[rt] ← temp64..1

```

```

DEXTRV_RS.L
temp128..0 ← _shiftAccRightArithmetic( ac1..0, GPR[rs]5..0 )
temp128..0 ← temp128..0 + 1
if ( ( temp128..64 != 0 ) and ( temp128..64 != 0xFFFFFFFFFFFFFFFF ) ) then
    if ( temp128 = 0 ) then
        temp64..1 ← 0x7FFFFFFFFFFFFFFF
    else
        temp64..1 ← 0x8000000000000000
    endif
    DSPControlouflag:23 ← 1
endif
GPR[rt] ← temp64..1

```

Exceptions:

Reserved Instruction, DSP Disabled

Extract Halfword Value Variable From Accumulator to GPR With Right Shift and Saturate DEXTRV_S.H

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111		rs		rt		0 000		ac		DEXTRV_S.H 01111		DEXTR.W 111100	
6		5		5		3		2		5		6	

Format: DEXTRV_S.H rt, ac, rs

MIPS64DSP

Purpose: Extract Halfword Value Variable From Accumulator to GPR With Right Shift and Saturate

Extract a halfword value from a 128-bit accumulator right-shifted by a variable amount to a GPR, with saturation.

Description: $rt \leftarrow \text{sign_extend}(\text{sat16}(\text{round}(\text{ac} \gg \text{GPR}[rs]_{4..0})))$

The value in accumulator *ac* is shifted right by *shift* bits with sign extension (arithmetic shift right). The 16 least-significant bits of the shifted value are then saturated, sign-extended to 64 bits, and written to the destination register *rt*. The *shift* argument is provided by the five least-significant bits of register *rs*; the remaining bits of *rs* are ignored.

The value of *ac* can range from 0 to 3. When *ac*=0, this refers to the original *H/L0* register pair of the MIPS64 architecture. After the execution of this instruction, *ac* remains unmodified.

This instruction sets bit 23 of the *DSPControl* register in the ouflag field if the operation results in saturation.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

shift4..0 ← GPR[rs]4..0
temp127..0 ← shiftAccRightArithmetic( ac, shift4..0 )
if ( temp127..1 > 32767 ) then
    temp15..0 ← 0x7FFF
    DSPControlouflag:23 ← 1
else if ( temp127..0 < -32768 ) then
    temp15..0 ← 0x8000
    DSPControlouflag:23 ← 1
endif
GPR[rt] ← (temp15)48 || temp15..0

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	rs	rt	0 000	ac	DEXTRV.W 00001	DEXTR.W 111100							
SPECIAL3 011111	rs	rt	0 000	ac	DEXTRV_R.W 00101	DEXTR.W 111100							
SPECIAL3 011111	rs	rt	0 000	ac	DEXTRV_RS.W 00111	DEXTR.W 111100							
6	5	5	3	2	5	6							

Format: DEXTRV[_RS].W
DEXTRV.W rt, ac, rs
DEXTRV_R.W rt, ac, rs
DEXTRV_RS.W rt, ac, rs

MIPS64DSP
MIPS64DSP
MIPS64DSP

Purpose: Extract Word Value With Variable Right Shift From Accumulator to GPR

Extract a word value from a 128-bit accumulator to a GPR with variable right shift, and with optional rounding or rounding and saturation.

Description: $rt \leftarrow \text{sat32}(\text{round}(ac \gg rs_{5..0}))$

The value in accumulator *ac* is shifted right by *shift* bits with sign extension (arithmetic shift right). The lower 32 bits of the shifted value are then sign-extended to 64 bits and written to the destination register *rt*. The number of bits to shift is given by the six least-significant bits of register *rs*; the remaining bits of *rs* are ignored.

The rounding variant of the instruction adds a 1 at the most-significant discarded bit position. The 32 least-significant bits of the rounded result are then sign-extended to 64 bits and written to the destination register.

The rounding and saturating variant of the instruction adds a 1 at the most-significant discarded bit position. If the rounding operation results in an overflow, the shifted value is clamped to the maximum positive Q31 fractional value (0x7FFFFFFF hexadecimal). The rounded and saturated result is then sign-extended to 64 bits and written to the destination register.

The value of *ac* can range from 0 to 3. When *ac*=0, this refers to the original *H/L0* register pair of the MIPS64 architecture. After the execution of this instruction, *ac* remains unmodified.

For the rounding and rounding and saturating variants of the instruction, bit 23 of the *DSPControl* register in the *ouflag* field is set to 1 if the operation results in overflow or saturation.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

DEXTRV.Wtemp128..0 ← _shiftAccRightArithmetic( ac1..0, GPR[rs]5..0 )
GPR[rt] ← (temp32)32 || temp32..1

DEXTRV_R.W
temp128..0 ← _shiftAccRightArithmetic( ac1..0, GPR[rs]5..0 )
temp128..0 ← temp128..0 + 1
if ( ( temp128..32 != 0 ) and ( temp128..32 != 0xFFFFFFFFFFFFFFFFFFFFFFFF ) ) then
    DSPControlouflag:23 ← 1
endif
GPR[rt] ← (temp32)32 || temp32..1

```

```

DEXTRV_RS.W
temp128..0 ← _shiftAccRightArithmetic( ac1..0, GPR[rs]5..0 )
temp128..0 ← temp128..0 + 1
if ( ( temp128..32 != 0 ) and ( temp128..32 != 0xFFFFFFFFFFFFFFFFFFFFFFFF ) ) then
    if ( temp128 = 0 ) then
        temp32..1 ← 0x7FFFFFFF
    else
        temp32..1 ← 0x80000000
    endif
    DSPControlouflag:23 ← 1
endif
GPR[rt] ← (temp32)32 || temp32..1

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111	rs					rt					DINSV 001101
6	5					5					6

Format: DINSV rs, rt

MIPS64DSP

Purpose: Doubleword Insert Variable Bit Field

To merge a right-justified bit field from *rs* into a specified position in register *rt*, with the size and position of the bit field specified by the *scount* and *pos* fields in the *DSPControl* register.

Description: $rt \leftarrow \text{InsertFieldVar}(\text{GPR}[rt], \text{GPR}[rs], \text{msb}, \text{lsb})$

The right-most *size* bits of register *rs* are merged into the *size* bits of register *rt* starting at bit position *pos*. The result is written back to register *rt*. The arguments *size* and *pos* are obtained from the *scount* and *pos* fields of the *DSPControl* register, respectively. The *size* and *pos* arguments are converted by the instruction into the arguments *msb* (the position of the most-significant bit in the field) and *lsb* (the position of the least-significant bit in the inserted field) as follows:

```

pos ← DSPControl6..0
size ← DSPControl12..7
msb ← pos+size-1
lsb ← pos

```

For this instruction, the values of *pos* and *size* must satisfy all of the following relations, or the instruction results will be **UNPREDICTABLE**:


```

0 ≤ pos < 64
0 < size < 64
0 < pos+size ≤ 64

```

Figure 6.1 shows the operation of the instruction symbolically.

Figure 6.1 Operation of the DINSV Instruction



Restrictions:

In implementations prior to Release 2 of the architecture, this instruction resulted in a Reserved Instruction Exception.

The operation is **UNPREDICTABLE** if $lsb > msb$ or $msb > 63$.

Operation:

```

pos7..0  ← 0 || DSPControl6..0
size7..0 ← 02 || DSPControl12..7
msb7..0  ← pos + size - 1
lsb7..0  ← pos
if ((lsb > msb) or (msb > 63)) then
    GPR[rt] ← UNPREDICTABLE
else
    GPR[rt] ← GPR[rt]63..msb+1 || GPR[rs]msb-lsb..0 || GPR[rt]lsb-1..0
endif

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	rs		rt		0 000		ac		DMADD 11001		DPAQ.W.QH 110100		
6	5		5		3		2		5		6		

Format: DMADD ac, rs, rt

MIPS64DSP

Purpose: Multiply Vector Words And Accumulate

Element-wise multiplication of vector word elements, accumulating the products into the specified 128-bit accumulator.

Description: $ac \leftarrow ac + \text{sign_extend}(rs_{63..32} * rt_{63..32}) + \text{sign_extend}(rs_{31..0} * rt_{31..0})$

The corresponding signed word values from registers *rt* and *rs* are multiplied together to produce 64-bit intermediate products. The intermediate products are then sign-extended to 128 bits and accumulated into the specified 128-bit accumulator.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original *HI/LO* register pair of the MIPS64 architecture.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempB63..0 ← sign_extend( GPR[rs]63..32 * GPR[rt]63..32 )
tempA63..0 ← sign_extend( GPR[rs]31..0 * GPR[rt]31..0 )
( HI[ac]63..0 || LO[ac]63..0 ) ← ( HI[ac]63..0 || LO[ac]63..0 ) + ( (tempB63)64 ||
tempB63..0 ) + ( (tempA63)64 || tempA63..0 )
```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

The base MIPS64 architecture states that after a GPR-targeting multiply instruction such as MUL, the contents of registers *HI* and *LO* are **UNPREDICTABLE**. To maintain compliance with the base architecture, this multiply instruction, DMADD, has the same requirement. Software must save and restore the *ac0* register if the previous value in the *ac0* register is needed following the DMADD instruction.

Note that the requirement on *HI* and *LO* does not apply to the new accumulator registers *ac1*, *ac2*, and *ac3*; as a result, the values in these accumulators need not be saved.

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111						rs		rt		0 000	ac	DMADDU 11101	DPAQ.W.QH 110100
6						5		5		3	2	5	6

Format: DMADDU *ac*, *rs*, *rt*

MIPS64DSP

Purpose: Multiply Vector Unsigned Words And Accumulate

Element-wise multiplication of vector unsigned word elements, accumulating the products into the specified 128-bit accumulator.

Description: $ac \leftarrow ac + \text{zero_extend}(rs_{63..32} * rt_{63..32}) + \text{zero_extend}(rs_{31..0} * rt_{31..0})$

The corresponding unsigned word values from registers *rt* and *rs* are multiplied together to produce 64-bit unsigned intermediate products. The intermediate products are then zero-extended to 128 bits and accumulated into the specified 128-bit accumulator.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original *HI/LO* register pair of the MIPS64 architecture.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempB63..0 ← multiplyU32U32( GPR[rs]63..32, GPR[rt]63..32 )
tempA63..0 ← multiplyU32U32( GPR[rs]31..0, GPR[rt]31..0 )
( HI[ac]63..0 || LO[ac]63..0 ) ← ( HI[ac]63..0 || LO[ac]63..0 ) + ( 064 || tempB63..0 )
+ ( 064 || tempA63..0 )

function multiplyU32U32( a31..0, b31..0 )
    temp65..0 ← ( 0 || a31..0 ) * ( 0 || b31..0 )
    return temp63..0
endfunction multiplyU32U32
```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

The base MIPS64 architecture states that after a GPR-targeting multiply instruction such as MUL, the contents of registers *HI* and *LO* are **UNPREDICTABLE**. To maintain compliance with the base architecture, this multiply instruction, DMADDU, has the same requirement. Software must save and restore the *ac0* register if the previous value in the *ac0* register is needed following the DMADDU instruction.

Note that the requirement on *HI* and *LO* does not apply to the new accumulator registers *ac1*, *ac2*, and *ac3*; as a result, the values in these accumulators need not be saved.

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111		rs		rt		0 000		ac		DMSUB 11011		DPAQ.W.QH 110100	
6		5		5		3		2		5		6	

Format: DMSUB ac, rs, rt

MIPS64DSP

Purpose: Multiply Vector Words And Subtract From Accumulator

Element-wise multiplication of vector word elements, subtracting the products from the specified 128-bit accumulator.

Description: $ac \leftarrow ac - \text{sign_extend}(rs_{63..32} * rt_{63..32}) - \text{sign_extend}(rs_{31..0} * rt_{31..0})$

The corresponding signed word values from registers *rt* and *rs* are multiplied together to produce 64-bit intermediate products. The intermediate products are then sign-extended to 128 bits and subtracted from the specified 128-bit accumulator.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original *HI/LO* register pair of the MIPS64 architecture.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempB63..0 ← sign_extend( GPR[rs]63..32 * GPR[rt]63..32 )
tempA63..0 ← sign_extend( GPR[rs]31..0 * GPR[rt]31..0 )
( HI[ac]63..0 || LO[ac]63..0 ) ← ( HI[ac]63..0 || LO[ac]63..0 ) - ( (tempB63)64 ||
tempB63..0 ) - ( (tempA64)64 || tempA63..0 )
```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

The base MIPS64 architecture states that after a GPR-targeting multiply instruction such as MUL, the contents of registers *HI* and *LO* are **UNPREDICTABLE**. To maintain compliance with the base architecture, this multiply instruction, DMSUB, has the same requirement. Software must save and restore the *ac0* register if the previous value in the *ac0* register is needed following the DMSUB instruction.

Note that the requirement on *HI* and *LO* does not apply to the new accumulator registers *ac1*, *ac2*, and *ac3*; as a result, the values in these accumulators need not be saved.

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111		rs		rt		0 000		ac		DMSUBU 11111		DPAQ.W.QH 110100	
6		5		5		3		2		5		6	

Format: DMSUBU *ac*, *rs*, *rt*

MIPS64DSP

Purpose: Multiply Vector Unsigned Words And Subtract From Accumulator

Element-wise multiplication of vector unsigned word elements, subtracting the products from the specified 128-bit accumulator.

Description: $ac \leftarrow ac - \text{zero_extend}(rs_{63..32} * rt_{63..32}) - \text{zero_extend}(rs_{31..0} * rt_{31..0})$

The corresponding unsigned word values from registers *rt* and *rs* are multiplied together to produce 64-bit unsigned intermediate products. The intermediate products are then zero-extended to 128 bits and subtracted from the specified 128-bit accumulator.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original *HI/LO* register pair of the MIPS64 architecture.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempB63..0 ← multiplyU32U32( GPR[rs]63..32, GPR[rt]63..32 )
tempA63..0 ← multiplyU32U32( GPR[rs]31..0, GPR[rt]31..0 )
( HI[ac]63..0 || LO[ac]63..0 ) ← ( HI[ac]63..0 || LO[ac]63..0 ) - ( 064 || tempB63..0 )
- ( 064 || tempA63..0 )
```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

The base MIPS64 architecture states that after a GPR-targeting multiply instruction such as MUL, the contents of registers *HI* and *LO* are **UNPREDICTABLE**. To maintain compliance with the base architecture, this multiply instruction, DMSUBU, has the same requirement. Software must save and restore the *ac0* register if the previous value in the *ac0* register is needed following the DMSUBU instruction.

Note that the requirement on *HI* and *LO* does not apply to the new accumulator registers *ac1*, *ac2*, and *ac3*; as a result, the values in these accumulators need not be saved.

31	26	25	21	20	13	12	11	10	6	5	0
SPECIAL3 011111			rs		0 00000000			ac	DMTHLIP 11111		DEXTR.W 111100
6			5		8			2	5		6

Format: DMTHLIP *rs*, *ac*

MIPS64DSP

Purpose: Copy LO to HI and a GPR to LO and Increment Pos by 64

Copy the LO part of an accumulator to the HI part, copy a GPR to LO, and increment the *pos* field in the *DSPControl* register by 64.

Description: $ac \leftarrow LO[ac]_{63..0} \parallel GPR[rs]_{63..0} ; DSPControl_{pos:6..0} += 64$

The least-significant 64 bits of the specified accumulator are copied to the most-significant 64 bits of the same accumulator, and the register *rs* is copied to the least-significant 64 bits of the accumulator. The instruction then increments the value of bits 0 through 6 of the *DSPControl* register (the *pos* field) by 64.

The result of this instruction is **UNPREDICTABLE** if the value of the *pos* field before the execution of the instruction is greater than 64.

The value of *ac* can range from 0 to 3. When *ac*=0, this refers to the original *HI/LO* register pair of the MIPS64 architecture.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempA63..0 ← GPR[rs]63..0
tempB63..0 ← LO[ac]63..0
( HI[ac]63..0 || LO[ac]63..0 ) ← ( tempB63..0 || tempA63..0 )
oldpos6..0 ← DSPControlpos:6..0
if ( oldpos6..0 > 64 ) then
    DSPControlpos:6..0 ← UNPREDICTABLE
else
    DSPControlpos:6..0 ← oldpos6..0 + 64
endif
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111		rs		rt		0 000		ac		DPA.W.PH 00000		DPA.W.PH 110000	
6		5		5		3		2		5		6	

Format: DPA.W.PH *ac*, *rs*, *rt*

MIPSDSP-R2

Purpose: Dot Product with Accumulate on Vector Integer Halfword Elements

Generate the dot-product of two integer halfword vector elements using full-size intermediate products and then accumulate into the specified accumulator register.

Description: $ac \leftarrow ac + ((rs_{31..16} * rt_{31..16}) + (rs_{15..0} * rt_{15..0}))$

Each of the two halfword integer values from register *rt* is multiplied with the corresponding halfword element from register *rs* to create two integer word results. These two products are summed to generate a dot-product result, which is then accumulated into the specified 64-bit *HI/LO* accumulator, creating a 64-bit integer result.

The value of *ac* selects an accumulator numbered from 0 to 3. When *ac*=0, this refers to the original *HI/LO* register pair of the MIPS64 architecture.

This instruction does not set any bits of the *ouflag* field in the *DSPControl* register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempB31..0 ← (GPR[rs]31..16 * GPR[rt]31..16)
tempA31..0 ← (GPR[rs]15..0 * GPR[rt]15..0)
dotp32..0 ← (tempB31 || tempB31..0) + (tempA31 || tempA31..0)
acc63..0 ← (HI[ac]31..0 || LO[ac]31..0) + ((dotp32)31 || dotp32..0)
(HI[ac]63..0 || LO[ac]63..0) ← (acc63)32 || acc63..32 || (acc31)32 || acc31..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	rs				rt				0 000	ac	DPA.W.QH 00000		DPAQ.W.QH 110100
6	5				5				3	2	5		6

Format: DPA.W.QH *ac*, *rs*, *rt*

MIPS64DSP-R2

Purpose: Dot Product with Accumulate on Vector Integer Halfword Elements

Generate the dot-product of four integer halfword vector elements using full-size intermediate products and then accumulate into the specified accumulator register.

Description: $ac \leftarrow ac + ((rs_{63..48} * rt_{63..48}) + (rs_{47..32} * rt_{47..32}) + (rs_{31..16} * rt_{31..16}) + (rs_{15..0} * rt_{15..0}))$

Each of the four halfword integer values from register *rt* is multiplied with the corresponding halfword element from register *rs* to create four integer word results. These four products are summed to generate a dot-product result, which is then accumulated into the specified 128-bit *HI/LO* accumulator, creating a 128-bit integer result.

The value of *ac* selects an accumulator numbered from 0 to 3. When *ac*=0, this refers to the original *HI/LO* register pair of the MIPS64 architecture.

This instruction does not set any bits of the *ouflag* field in the *DSPControl* register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempD31..0 ← (GPR[rs]63..48 * GPR[rt]63..48)
tempC31..0 ← (GPR[rs]47..32 * GPR[rt]47..32)
tempB31..0 ← (GPR[rs]31..16 * GPR[rt]31..16)
tempA31..0 ← (GPR[rs]15..0 * GPR[rt]15..0)
dotp33..0 ← ( tempD31 || tempD31..0 ) + ( tempC31 || tempC31..0 ) + ( tempB31 ||
tempB31..0 ) + ( tempA31 || tempA31..0 )
acc127..0 ← ( HI[ac]63..0 || LO[ac]63..0 ) + ( (dotp33)94 || dotp33..0 )
( HI[ac]63..0 || LO[ac]63..0 ) ← acc127..64 || acc63..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	rs		rt		0 000	ac	DPAQ_S.W.PH 00100		DPA.W.PH 110000				
6	5		5		3	2	5		6				

Format: DPAQ_S.W.PH ac, rs, rt

MIPSDSP

Purpose: Dot Product with Accumulation on Fractional Halfword Elements

Element-wise multiplication of two vectors of fractional halfword elements and accumulation of the accumulated 32-bit intermediate products into the specified 64-bit accumulator register, with saturation.

Description: $ac \leftarrow ac + (\text{sat32}(rs_{31..16} * rt_{31..16}) + \text{sat32}(rs_{15..0} * rt_{15..0}))$

Each of the two right-most Q15 fractional word values from registers *rt* and *rs* are multiplied together, and the results left-shifted by one bit position to generate two Q31 fractional format intermediate products. If both multiplicands for either of the multiplications are equal to -1.0 (0x8000 hexadecimal), the resulting intermediate product is saturated to the maximum positive Q31 fractional value (0x7FFFFFFF hexadecimal).

The two intermediate products are then sign-extended and summed to generate a 64-bit, Q32.31 fractional format dot-product result that is accumulated into the specified 64-bit *HI/LO* accumulator to produce a final Q32.31 fractional result.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original *HI/LO* register pair of the MIPS64 architecture.

If saturation occurs as a result of a halfword multiplication, a 1 is written to one of bits 16 through 19 of the *DSPControl* register, within the ouflag field. The value of *ac* determines which of these bits is set: bit 16 corresponds to *ac0*, bit 17 to *ac1*, bit 18 to *ac2*, and bit 19 to *ac3*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

tempB31..0 ← multiplyQ15Q15( ac, GPR[rs]31..16, GPR[rt]31..16 )
tempA31..0 ← multiplyQ15Q15( ac, GPR[rs]15..0, GPR[rt]15..0 )
dotp63..0 ← ( (tempB31)32 || tempB31..0 ) + ( (tempA31)32 || tempA31..0 )
tempC63..0 ← ( HI[ac]31..0 || LO[ac]31..0 ) + dotp63..0
( HI[ac]63..0 || LO[ac]63..0 ) ← (tempC63)32 || tempC63..32 || (tempC31)32 || tempC31..0

function multiplyQ15Q15( acc1..0, a15..0, b15..0 )
    if ( a15..0 = 0x8000 ) and ( b15..0 = 0x8000 ) then
        temp31..0 ← 0x7FFFFFFF
        DSPControlouflag:16+acc ← 1
    else
        temp31..0 ← ( a15..0 * b15..0 ) << 1
    endif
    return temp31..0
endfunction multiplyQ15Q15

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	rs		rt		0 000	ac	DPAQ_S.W.QH 00100		DPAQ.W.QH 110100				
6	5		5		3	2	5		6				

Format: DPAQ_S.W.QH ac, rs, rt

MIPS64DSP

Purpose: Dot Product with Accumulation on Fractional Halfword Elements

Element-wise multiplication of two vectors of fractional halfword elements, adding the accumulated intermediate products into the specified 128-bit accumulator register, with saturation.

Description: $ac \leftarrow ac + \text{sign_extend}(\text{sign_extend}(rs_{63..48} * rt_{63..48}) + \text{sign_extend}(rs_{47..32} * rt_{47..32}) + \text{sign_extend}(rs_{31..16} * rt_{31..16}) + \text{sign_extend}(rs_{15..0} * rs_{15..0}))$

Each of the four Q15 fractional word values from registers *rt* and *rs* are multiplied together, and the results left-shifted by one bit position to generate four Q31 fractional format intermediate products. If both multiplicands for any of the multiplications are equal to -1.0 (0x8000 hexadecimal), the resulting intermediate product is saturated to the maximum positive Q31 fractional value (0x7FFFFFFF hexadecimal).

The four intermediate products are then sign-extended and summed to generate a 64-bit, Q32.31 fractional format dot-product result. The dot-product result is then sign-extended to 128 bits and accumulated to the specified 128-bit *HI/LO* accumulator to produce a final Q96.31 fractional result.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original *HI/LO* register pair of the MIPS64 architecture.

If saturation occurs as a result of a halfword multiplications, a 1 is written to one of bits 16 through 19 of the *DSPControl* register, within the *ouflag* field. The value of *ac* determines which of these bits is set: bit 16 corresponds to *ac0*, bit 17 to *ac1*, bit 18 to *ac2*, and bit 19 to *ac3*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempD31..0 ← multiplyQ15Q15( ac, GPR[rs]63..48, GPR[rt]63..48 )
tempC31..0 ← multiplyQ15Q15( ac, GPR[rs]47..32, GPR[rt]47..32 )
tempB31..0 ← multiplyQ15Q15( ac, GPR[rs]31..16, GPR[rt]31..16 )
tempA31..0 ← multiplyQ15Q15( ac, GPR[rs]15..0, GPR[rt]15..0 )
dotp63..0 ← ( (tempD31)32 || tempD31..0 ) + ( (tempC31)32 || tempC31..0 ) +
( (tempB31)32 || tempB31..0 ) + ( (tempA31)32 || tempA31..0 )
( HI[ac]63..0 || LO[ac]63..0 ) ← ( HI[ac]63..0 || LO[ac]63..0 ) + ( (dotp63)64 ||
dotp63..0 )
```

```
function multiplyQ15Q15( acc1..0, a15..0, b15..0 )
    if ( ( a15..0 = 0x8000 ) and ( b15..0 = 0x8000 ) ) then
        temp31..0 ← 0x7FFFFFFF
        DSPControl_ouflag:16+acc ← 1
    else
        temp31..0 ← ( a15..0 * b15..0 ) << 1
    endif
    return temp31..0
endfunction multiplyQ15Q15
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	rs		rt		0 000		ac		DPAQ_SA.L.PW 01100		DPAQ.W.QH 110100		
6	5		5		3		2		5		6		

Format: DPAQ_SA.L.PW ac, rs, rt

MIPSDSP

Purpose: Dot Product with Accumulate on Fractional Word Elements

Element-wise multiplication of two vectors of fractional word elements, adding the accumulated sum of intermediate products to the specified 128-bit accumulator register, with 64-bit saturation.

Description: $ac \leftarrow \text{sat64}(ac + (\text{sign_extend}(rs_{63..32} * rt_{63..32}) + \text{sign_extend}(rs_{31..0} * rt_{31..0})))$

Corresponding pairs of Q31 fractional word values from registers *rt* and *rs* are multiplied together and the results left-shifted by one bit position to generate two 64-bit Q63 fractional format intermediate products. If both multiplicands for either multiplication are equal to -1.0 (0x80000000 hexadecimal), the intermediate product is saturated to the maximum positive Q63 fractional value (0x7FFFFFFFFFFFFFFF hexadecimal).

The intermediate products are then sign-extended to 128 bits and summed to generate a 128-bit, sign-extended Q63 fractional format dot-product result. The dot-product result is then added to the specified 128-bit *HI/LO* accumulator, creating a 128-bit, sign-extended Q63 fractional result. If the accumulation results in an overflow or underflow of the sign-extended Q63 accumulator value, the accumulator is saturated to either the maximum positive or minimum negative Q63 fractional value, respectively.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original *HI/LO* register pair of the MIPS64 architecture.

If saturation occurs, a 1 is written to one of bits 16 through 19 of the *DSPControl* register, within the ouflag field. The value of *ac* determines which of these bits is set: bit 16 corresponds to *ac0*, bit 17 to *ac1*, bit 18 to *ac2*, and bit 19 to *ac3*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

tempB63..0 ← multiplyQ31Q31( ac, GPR[rs]63..32, GPR[rt]63..32 )
tempA63..0 ← multiplyQ31Q31( ac, GPR[rs]31..0, GPR[rt]31..0 )
dotp127..0 ← ( (tempB63)64 || tempB63..0 ) + ( (tempA63)64 || tempA63..0 )
( HI[ac]63..0 || LO[ac]63..0 ) ← sat64AccumulateAddQ63( ac, dotp127..0 )

function multiplyQ31Q31( acc1..0, a31..0, b31..0 )
    if ( ( a31..0 = 0x80000000 ) and ( b31..0 = 0x80000000 ) ) then
        temp63..0 ← 0x7FFFFFFFFFFFFFFF
        DSPControlouflag:16+acc ← 1
    else
        temp63..0 ← ( a31..0 * b31..0 ) << 1
    endif
    return temp63..0
endfunction multiplyQ31Q31

```

```

function sat64AccumulateAddQ63( acc1..0, a127..0 )
    temp128..0 ← HI[acc]63 || HI[acc]63..0 || LO[acc]63..0
    temp128..0 ← temp + a127..0
    if ( temp64 ≠ temp63 ) then
        if ( temp64 = 1 ) then
            temp127..0 ← 0xFFFFFFFFFFFFFFFF8000000000000000
        else
            temp127..0 ← 0x00000000000000007FFFFFFFFFFFFFFF
        endif
        DSPControlouflag:16+acc ← 1
    endif
    return temp127..0
endfunction sat64AccumulateAddQ63

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	rs		rt		0 000	ac	DPAQ_SA.L.W 01100		DPA.W.PH 110000				
6	5		5		3	2	5		6				

Format: DPAQ_SA.L.W ac, rs, rt

MIPSDSP

Purpose: Dot Product with Accumulate on Fractional Word Element

Multiplication of two fractional word elements, accumulating the product to the specified 64-bit accumulator register, with saturation.

Description: $ac \leftarrow \text{sat64}(ac + \text{sat32}(rs_{31..0} * rt_{31..0}))$

The two right-most Q31 fractional word values from registers *rt* and *rs* are multiplied together and the result left-shifted by one bit position to generate a 64-bit, Q63 fractional format intermediate product. If both multiplicands are equal to -1.0 (0x80000000 hexadecimal), the intermediate product is saturated to the maximum positive Q63 fractional value (0x7FFFFFFFFFFFFFFF hexadecimal).

The intermediate product is then added to the specified 64-bit *HI/LO* accumulator, creating a Q63 fractional result. If the accumulation results in overflow or underflow, the accumulator is saturated to either the maximum positive or minimum negative Q63 fractional value (0x8000000000000000 hexadecimal), respectively.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original *HI/LO* register pair of the MIPS64 architecture.

If saturation occurs, a 1 is written to one of bits 16 through 19 of the *DSPControl* register, within the ouflag field. The value of *ac* determines which of these bits is set: bit 16 corresponds to *ac0*, bit 17 to *ac1*, bit 18 to *ac2*, and bit 19 to *ac3*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

dotp63..0 ← multiplyQ31Q31( ac, GPR[rs]31..0, GPR[rt]31..0 )
temp64..0 ← HI[ac]31 || HI[ac]31..0 || LO[ac]31..0
temp64..0 ← temp64..0 + dotp63..0
if ( temp64 ≠ temp63 ) then
    if ( temp64 = 1 ) then
        temp63..0 ← 0x8000000000000000
    else
        temp63..0 ← 0x7FFFFFFFFFFFFFFF
    endif
    DSPControlouflag:16+ac ← 1
endif
( HI[ac]63..0 || LO[ac]63..0 ) ← (temp63)32 || temp63..32 || (temp31)32 || temp31..0

function multiplyQ31Q31( acc1..0, a31..0, b31..0 )
    if ( ( a31..0 = 0x80000000 ) and ( b31..0 = 0x80000000 ) ) then
        temp63..0 ← 0x7FFFFFFFFFFFFFFF
        DSPControlouflag:16+acc ← 1
    else
        temp63..0 ← ( a31..0 * b31..0 ) << 1
    endif
endfunction

```

```
    return temp63..0  
endfunction multiplyQ31Q31
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26 25	21 20	16 15	13 12 11 10	6 5	0
SPECIAL3 011111	rs	rt	0 000	ac	DPAQX_S.W.PH 11000	DPA.W.PH 110000
6	5	5	3	2	5	6

Format: DPAQX_S.W.PH ac, rs, rt

MIPSDSP-R2

Purpose: Cross Dot Product with Accumulation on Fractional Halfword Elements

Element-wise cross multiplication of two vectors of fractional halfword elements and accumulation of the 32-bit intermediate products into the specified 64-bit accumulator register, with saturation.

Description: $ac \leftarrow ac + (\text{sat32}(rs_{31..16} * rt_{15..0}) + \text{sat32}(rs_{15..0} * rt_{31..16}))$

The left of the right-most Q15 fractional word values from registers *rt* is multiplied with the right halfword element from register *rs* and the result left-shifted by one bit position to generate a Q31 fractional format intermediate product. Similarly, the right of the right-most Q15 fractional word values from registers *rt* is multiplied with the left halfword element from register *rs* and the result left-shifted by one bit position to generate a Q31 fractional format intermediate product. If both multiplicands for either of the multiplications are equal to -1.0 (0x8000 hexadecimal), the resulting intermediate product is saturated to the maximum positive Q31 fractional value (0x7FFFFFFF hexadecimal).

The two intermediate products are then sign-extended and summed to generate a 64-bit, Q32.31 fractional format dot-product result that is accumulated into the specified 64-bit *HI/LO* accumulator to produce a final Q32.31 fractional result.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original *HI/LO* register pair of the MIPS64 architecture.

If saturation occurs as a result of a halfword multiplication, a 1 is written to one of bits 16 through 19 of the *DSPControl* register, within the ouflag field. The value of *ac* determines which of these bits is set: bit 16 corresponds to *ac0*, bit 17 to *ac1*, bit 18 to *ac2*, and bit 19 to *ac3*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

tempB31..0 ← multiplyQ15Q15( ac, GPR[rs]31..16, GPR[rt]15..0 )
tempA31..0 ← multiplyQ15Q15( ac, GPR[rs]15..0, GPR[rt]31..16 )
dotp63..0 ← ( (tempB31)32 || tempB31..0 ) + ( (tempA31)32 || tempA31..0 )
tempC63..0 ← ( HI[ac]31..0 || LO[ac]31..0 ) + dotp63..0
( HI[ac]63..0 || LO[ac]63..0 ) ← (tempC63)32 || tempC63..32 || (tempC31)32 || tempC31..0

function multiplyQ15Q15( acc1..0, a15..0, b15..0 )
    if ( a15..0 = 0x8000 ) and ( b15..0 = 0x8000 ) then
        temp31..0 ← 0x7FFFFFFF
        DSPControlouflag:16+acc ← 1
    else
        temp31..0 ← ( a15..0 * b15..0 ) << 1
    endif
    return temp31..0
endfunction multiplyQ15Q15

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26 25	21 20	16 15	13 12 11 10	6 5	0
SPECIAL3 011111	rs	rt	0 000	ac	DPAQX_SA.W.PH 11010	DPA.W.PH 110000
6	5	5	3	2	5	6

Format: DPAQX_SA.W.PH ac, rs, rt

MIPSDSP-R2

Purpose: Cross Dot Product with Accumulation on Fractional Halfword Elements

Element-wise cross multiplication of two vectors of fractional halfword elements and accumulation of the 32-bit intermediate products into the specified 64-bit accumulator register, with saturation of the accumulator.

Description: $ac \leftarrow \text{sat32}(ac + (\text{sat32}(rs_{31..16} * rt_{15..0}) + \text{sat32}(rs_{15..0} * rt_{31..16})))$

The left of the right-most Q15 fractional word values from registers *rt* is multiplied with the right halfword element from register *rs* and the result left-shifted by one bit position to generate a Q31 fractional format intermediate product. Similarly, the right of the right-most Q15 fractional word values from registers *rt* is multiplied with the left halfword element from register *rs* and the result left-shifted by one bit position to generate a Q31 fractional format intermediate product. If both multiplicands for either of the multiplications are equal to -1.0 (0x8000 hexadecimal), the resulting intermediate product is saturated to the maximum positive Q31 fractional value (0x7FFFFFFF hexadecimal).

The two intermediate products are then sign-extended and summed to generate a 64-bit, Q32.31 fractional format dot-product result that is accumulated into the specified 64-bit *HI/LO* accumulator to produce a Q32.31 fractional result. If this result is larger than or equal to +1.0, or smaller than -1.0, it is saturated to the Q31 range.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original *HI/LO* register pair of the MIPS64 architecture.

If saturation occurs as a result of halfword multiplication or accumulation, a 1 is written to one of bits 16 through 19 of the *DSPControl* register, within the ouflag field. The value of *ac* determines which of these bits is set: bit 16 corresponds to *ac0*, bit 17 to *ac1*, bit 18 to *ac2*, and bit 19 to *ac3*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

tempB31..0 ← multiplyQ15Q15( ac, GPR[rs]31..16, GPR[rt]15..0 )
tempA31..0 ← multiplyQ15Q15( ac, GPR[rs]15..0, GPR[rt]31..16 )
dotp63..0 ← ( (tempB31)32 || tempB31..0 ) + ( (tempA31)32 || tempA31..0 )
tempC63..0 ← ( HI[ac]31..0 || LO[ac]31..0 ) + dotp63..0
if ( tempC63 = 0 ) and ( tempC62..31 ≠ 0 ) then
    tempC63..0 = 032 || 0x7FFFFFFF
    DSPControlouflag:16+acc ← 1
endif
if ( tempC63 = 1 ) and ( tempC62..31 ≠ 132 ) then
    tempC63..0 = 132 || 0x80000000
    DSPControlouflag:16+acc ← 1
endif
( HI[ac]63..0 || LO[ac]63..0 ) ← (tempC63)32 || tempC63..32 || (tempC31)32 || tempC31..0

function multiplyQ15Q15( acc1..0, a15..0, b15..0 )
    if ( a15..0 = 0x8000 ) and ( b15..0 = 0x8000 ) then

```

```
        temp31..0 ← 0x7FFFFFFF
        DSPControlouflag:16+acc ← 1
    else
        temp31..0 ← ( a15..0 * b15..0 ) << 1
    endif
    return temp31..0
endfunction multiplyQ15Q15
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	rs				rt				0 000	ac	DPAU.H.OBL 00011		DPAQ.W.QH 110100
6	5				5				3	2	5		6

Format: DPAU.H.OBL *ac*, *rs*, *rt*

MIPS64DSP

Purpose: Dot Product with Accumulate on Vector Unsigned Byte Elements

Element-wise multiplication of the four left-most byte elements from each of two vectors of bytes, accumulating the sum of the products into the specified 128-bit accumulator register.

Description: $ac \leftarrow ac + \text{zero_extend}((\text{GPR}[rs]_{63..56} * \text{GPR}[rt]_{63..56}) + (\text{GPR}[rs]_{55..48} * \text{GPR}[rt]_{55..48}) + (\text{GPR}[rs]_{47..40} * \text{GPR}[rt]_{47..40}) + (\text{GPR}[rs]_{39..32} * \text{GPR}[rt]_{39..32}))$

Four unsigned byte values from the left-most elements of each of registers *rt* and *rs* are multiplied together using unsigned arithmetic to generate four 16-bit unsigned intermediate products. The intermediate products are then summed to generate an 18-bit unsigned dot-product result. The dot-product result is then zero-extended to 128 bits and accumulated into the specified 128-bit *HI/LO* accumulator.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original *HI/LO* register pair of the MIPS64 architecture.

This instruction does not set any bits in the *ouflag* field in the *DSPControl* register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempD15..0 ← multiplyU8U8( GPR[rs]63..56, GPR[rt]63..56 )
tempC15..0 ← multiplyU8U8( GPR[rs]55..48, GPR[rt]55..48 )
tempB15..0 ← multiplyU8U8( GPR[rs]47..40, GPR[rt]47..40 )
tempA15..0 ← multiplyU8U8( GPR[rs]39..32, GPR[rt]39..32 )
dotp17..0 ← ( 02 || tempD15..0 ) + ( 02 || tempC15..0 ) + ( 02 || tempB15..0 ) + ( 02 || tempA15..0 )
( HI[ac]63..0 || LO[ac]63..0 ) ← ( HI[ac]63..0 || LO[ac]63..0 ) + ( 0110 || dotp17..0 )
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	rs				rt				0 000	ac	DPAU.H.OBR 00111		DPAQ.W.QH 110100
6	5				5				3	2	5		6

Format: DPAU.H.OBR ac, rs, rt

MIPS64DSP

Purpose: Dot Product with Accumulate on Vector Unsigned Byte Elements

Element-wise multiplication of the four right-most byte elements from each of two vectors of bytes, accumulating the sum of the products into the specified 128-bit accumulator register.

Description: $ac \leftarrow ac + \text{zero_extend}((\text{GPR}[rs]_{31..24} * \text{GPR}[rt]_{31..24}) + (\text{GPR}[rs]_{23..16} * \text{GPR}[rt]_{23..16}) + (\text{GPR}[rs]_{15..8} * \text{GPR}[rt]_{15..8}) + (\text{GPR}[rs]_{7..0} * \text{GPR}[rt]_{7..0}))$

Four unsigned byte values from the right-most elements of each of registers *rt* and *rs* are multiplied together using unsigned arithmetic to generate four 16-bit unsigned intermediate products. The intermediate products are then summed to generate an 18-bit unsigned dot-product result. The dot-product result is then sign-extended to 128 bits and accumulated into the specified 128-bit *HI/LO* accumulator.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original *HI/LO* register pair of the MIPS64 architecture.

This instruction does not set any bits in the *ouflag* field in the *DSPControl* register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempD15..0 ← multiplyU8U8( GPR[rs]31..24, GPR[rt]31..24 )
tempC15..0 ← multiplyU8U8( GPR[rs]23..16, GPR[rt]23..16 )
tempB15..0 ← multiplyU8U8( GPR[rs]15..8, GPR[rt]15..8 )
tempA15..0 ← multiplyU8U8( GPR[rs]7..0, GPR[rt]7..0 )
dotp17..0 ← ( 02 || tempD15..0 ) + ( 02 || tempC15..0 ) + ( 02 || tempB15..0 ) + ( 02 || tempA15..0 )
( HI[ac]63..0 || LO[ac]63..0 ) ← ( HI[ac]63..0 || LO[ac]63..0 ) + ( 0110 || dotp17..0 )
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	rs		rt		0 000	ac		DPAU.H.QBL 00011		DPA.W.PH 110000			
6	5		5		3	2		5		6			

Format: DPAU.H.QBL ac, rs, rt

MIPSDSP

Purpose: Dot Product with Accumulate on Vector Unsigned Byte Elements

Element-wise multiplication of the two left-most elements of the four right-most elements of each of two vectors of unsigned bytes, accumulating the sum of the products into the specified 64-bit accumulator register.

Description: $ac \leftarrow ac + \text{zero_extend}((\text{GPR}[rs]_{31..24} * \text{GPR}[rt]_{31..24}) + (\text{GPR}[rs]_{23..16} * \text{GPR}[rt]_{23..16}))$

The two left-most elements of the four right-most unsigned byte elements of each of registers *rt* and *rs* are multiplied together using unsigned arithmetic to generate two 16-bit unsigned intermediate products. The intermediate products are then zero-extended to 64 bits and accumulated into the specified 64-bit *HI/LO* accumulator.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original *HI/LO* register pair of the MIPS64 architecture.

This instruction does not set any bits in the ouflag field in the *DSPControl* register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

tempB15..0 ← multiplyU8U8( GPR[rs]31..24, GPR[rt]31..24 )
tempA15..0 ← multiplyU8U8( GPR[rs]23..16, GPR[rt]23..16 )
dotp63..0 ← ( 048 || tempB15..0 ) + ( 048 || tempA15..0 )
tempC63..0 ← ( HI[ac]31..0 || LO[ac]31..0 ) + dotp63..0
( HI[ac]63..0 || LO[ac]63..0 ) ← (tempC63)32 || tempC63..32 || (tempC31)32 ||
tempC31..0

function multiplyU8U8( a7..0, b7..0 )
    temp17..0 ← ( 0 || a7..0 ) * ( 0 || b7..0 )
    return temp15..0
endfunction multiplyU8U8

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	rs				rt				0 000	ac	DPAU.H.QBR 00111		DPA.W.PH 110000
6	5				5				3	2	5		6

Format: DPAU.H.QBR ac, rs, rt

MIPSDSP

Purpose: Dot Product with Accumulate on Vector Unsigned Byte Elements

Element-wise multiplication of the two right-most elements of the four right-most elements of each of two vectors of unsigned bytes, accumulating the sum of the products into the specified 64-bit accumulator register.

Description: $ac \leftarrow ac + \text{zero_extend}((\text{GPR}[rs]_{15..8} * \text{GPR}[rt]_{15..8}) + (\text{GPR}[rs]_{7..0} * \text{GPR}[rt]_{7..0}))$

The two right-most elements of the four right-most unsigned byte elements of each of registers *rt* and *rs* are multiplied together using unsigned arithmetic to generate two 16-bit unsigned intermediate products. The intermediate products are then zero-extended to 64 bits and accumulated into the specified 64-bit *HI/LO* accumulator.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original *HI/LO* register pair of the MIPS64 architecture.

This instruction does not set any bits in the ouflag field in the *DSPControl* register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempB15..0 ← multiplyU8U8( GPR[rs]15..8, GPR[rs]15..8 )
tempA15..0 ← multiplyU8U8( GPR[rs]7..0, GPR[rs]7..0 )
dotp63..0 ← ( 048 || tempB15..0 ) + ( 048 || tempA15..0 )
tempC63..0 ← ( HI[ac]31..0 || LO[ac]31..0 ) + dotp63..0
( HI[ac]63..0 || LO[ac]63..0 ) ← (tempC63)32 || tempC63..32 || (tempC31)32 || tempC31..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	rs	rt	0 00000	ac	DPAX 01000	DPAX.W.PH 110000							
6	5	5	5	2	5	6							

Format: DPAX.W.PH *ac*, *rs*, *rt*

MIPSDSP-R2

Purpose: Cross Dot Product with Accumulate on Vector Integer Halfword Elements

Generate the cross dot-product of two integer halfword vector elements using full-size intermediate products and then accumulate into the specified accumulator register.

Description: $ac \leftarrow ac + ((rs_{31..16} * rt_{15..0}) + (rs_{15..0} * rt_{31..16}))$

The left halfword integer value from register *rt* is multiplied with the right halfword element from register *rs* to create an integer word result. Similarly, the right halfword integer value from register *rt* is multiplied with the left halfword element from register *rs* to create the second integer word result. These two products are summed to generate the dot-product result, which is then accumulated into the specified 64-bit *HI/LO* accumulator, creating a 64-bit integer result.

The value of *ac* selects an accumulator numbered from 0 to 3. When *ac*=0, this refers to the original *HI/LO* register pair of the MIPS64 architecture.

This instruction will not set any bits of the ouflag field in the *DSPControl* register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempB31..0 ← (GPR[rs]31..16 * GPR[rt]15..0)
tempA31..0 ← (GPR[rs]15..0 * GPR[rt]31..16)
dotp32..0 ← ( (tempB31) || tempB31..0 ) + ( (tempA31) || tempA31..0 )
acc63..0 ← ( HI[ac]31..0 || LO[ac]31..0 ) + ( (dotp32)31 || dotp32..0 )
( HI[ac]63..0 || LO[ac]63..0 ) ← (acc63)32 || acc63..32 || (acc31)32 acc31..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	rs				rt				0 000	ac	DPS.W.QH 00001		DPAQ.W.QH 110100
6	5				5				3	2	5		6

Format: DPS.W.QH *ac*, *rs*, *rt*

MIPS64DSP-R2

Purpose: Dot Product with Subtract on Vector Integer Half-Word Elements

Generate the dot-product of four integer halfword vector elements using full-size intermediate products and then subtract from the specified accumulator register.

Description: $ac \leftarrow ac - ((rs_{63..48} * rt_{63..48}) + (rs_{47..32} * rt_{47..32}) + (rs_{31..16} * rt_{31..16}) + (rs_{15..0} * rt_{15..0}))$

Each of the four halfword integer values from register *rt* is multiplied with the corresponding halfword element from register *rs* to create four integer word results. These four products are summed to generate the dot-product result, which is then subtracted from the specified 128-bit *HI/LO* accumulator, creating a 128-bit integer result.

The value of *ac* selects an accumulator numbered from 0 to 3. When *ac*=0, this refers to the original *HI/LO* register pair of the MIPS64 architecture.

This instruction will not set any bits of the *ouflag* field in the *DSPControl* register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempD31..0 ← (GPR[rs]63..48 * GPR[rt]63..48)
tempC31..0 ← (GPR[rs]47..32 * GPR[rt]47..32)
tempB31..0 ← (GPR[rs]31..16 * GPR[rt]31..16)
tempA31..0 ← (GPR[rs]15..0 * GPR[rt]15..0)
dotp33..0 ← ( tempD31 || tempD31..0 ) + ( tempC31 || tempC31..0 ) + ( tempB31 ||
tempB31..0 ) + ( tempA31 || tempA31..0 )
acc127..0 ← ( HI[ac]63..0 || LO[ac]63..0 ) - ( (dotp33)94 || dotp33..0 )
( HI[ac]63..0 || LO[ac]63..0 ) ← acc127..64 || acc63..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111		rs		rt		0 000		ac		DPS.W.PH 00001		DPA.W.PH 110000	
6		5		5		3		2		5		6	

Format: DPS.W.PH *ac*, *rs*, *rt*

MIPSDSP-R2

Purpose: Dot Product with Subtract on Vector Integer Half-Word Elements

Generate the dot-product of two integer halfword vector elements using full-size intermediate products and then subtract from the specified accumulator register.

Description: $ac \leftarrow ac - ((rs_{31..16} * rt_{31..16}) + (rs_{15..0} * rt_{15..0}))$

Each of the two halfword integer values from register *rt* is multiplied with the corresponding halfword element from register *rs* to create two integer word results. These two products are summed to generate the dot-product result, which is then subtracted from the specified 64-bit *HI/LO* accumulator, creating a 64-bit integer result.

The value of *ac* selects an accumulator numbered from 0 to 3. When *ac*=0, this refers to the original *HI/LO* register pair of the MIPS64 architecture.

This instruction will not set any bits of the *ouflag* field in the *DSPControl* register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempB31..0 ← (GPR[rs]31..16 * GPR[rt]31..16)
tempA31..0 ← (GPR[rs]15..0 * GPR[rt]15..0)
dotp32..0 ← ( (tempB31) || tempB31..0 ) + ( (tempA31) || tempA31..0 )
acc63..0 ← ( HI[ac]31..0 || LO[ac]31..0 ) - ( (dotp32)31 || dotp32..0 )
( HI[ac]63..0 || LO[ac]63..0 ) ← (acc63)32 || acc63..32 || (acc31)32 || acc31..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	rs					rt					0 000		ac
6	5					5					3		2
											5		6
											DPSQ_S.W.PH 00101		DPA.W.PH 110000

Format: DPSQ_S.W.PH ac, rs, rt

MIPSDSP

Purpose: Dot Product with Subtraction on Fractional Halfword Elements

Element-wise multiplication of two vectors of fractional halfword elements and subtraction of the accumulated 32-bit intermediate products from the specified 64-bit accumulator register, with saturation.

Description: $ac \leftarrow ac - (\text{sat32}(rs_{31..16} * rt_{31..16}) + \text{sat32}(rs_{15..0} * rt_{15..0}))$

Each of the two right-most Q15 fractional word values from registers *rt* and *rs* are multiplied together, and the results left-shifted by one bit position to generate two Q31 fractional format intermediate products. If both multiplicands for either of the multiplications are equal to -1.0 (0x8000 hexadecimal), the resulting intermediate product is saturated to the maximum positive Q31 fractional value (0x7FFFFFFF hexadecimal).

The two intermediate products are then sign-extended and summed to generate a 64-bit, Q32.31 fractional format dot-product result that is subtracted from the specified 64-bit *HI/LO* accumulator to produce a final Q32.31 fractional result.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original *HI/LO* register pair of the MIPS64 architecture.

If saturation occurs as a result of a halfword multiplication, a 1 is written to one of bits 16 through 19 of the *DSPControl* register, within the ouflag field. The value of *ac* determines which of these bits is set: bit 16 corresponds to *ac0*, bit 17 to *ac1*, bit 18 to *ac2*, and bit 19 to *ac3*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempB31..0 ← multiplyQ15Q15( ac, GPR[rs]31..16, GPR[rt]31..16 )
tempA31..0 ← multiplyQ15Q15( ac, GPR[rs]15..0, GPR[rt]15..0 )
dotp63..0 ← ( (tempB31)32 || tempB31..0 ) + ( (tempA31)32 || tempA31..0 )
tempC63..0 ← ( HI[ac]31..0 || LO[ac]31..0 ) - dotp63..0
( HI[ac]63..0 || LO[ac]63..0 ) ← (tempC63)32 || tempC63..32 || (tempC31)32 ||
tempC31..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	rs		rt		0 000	ac	DPSQ_S.W.QH 00101		DPAQ.W.QH 110100				
6	5		5		3	2	5		6				

Format: DPSQ_S.W.QH ac, rs, rt

MIPS64DSP

Purpose: Dot Product with Subtraction on Fractional Halfword Elements

Element-wise multiplication of two vectors of fractional halfword elements and subtraction of the accumulated 32-bit intermediate products from the specified 128-bit accumulator register, with saturation.

Description: $ac \leftarrow ac - \text{sign_extend}(\text{sign_extend}(rs_{63..48} * rt_{63..48}) + \text{sign_extend}(rs_{47..32} * rt_{47..32}) + \text{sign_extend}(rs_{31..16} * rt_{31..16}) + \text{sign_extend}(rs_{15..0} * rs_{15..0}))$

Each of the four Q15 fractional word values from registers *rt* and *rs* are multiplied together, and the results left-shifted by one bit position to generate four Q31 fractional format intermediate products. If both multiplicands for any of the multiplications are equal to -1.0 (0x8000 hexadecimal), the resulting intermediate product is saturated to the maximum positive Q31 fractional value (0x7FFFFFFF hexadecimal).

The four intermediate products are then sign-extended and summed to generate a 64-bit, Q32.31 fractional format dot-product result. The dot-product result is then sign-extended to 128 bits and subtracted from the specified 128-bit *HI/LO* accumulator to produce a final Q96.31 fractional result.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original *HI/LO* register pair of the MIPS64 architecture.

If saturation occurs as a result of a halfword multiplication, a 1 is written to one of bits 16 through 19 of the *DSPControl* register, within the ouflag field. The value of *ac* determines which of these bits is set: bit 16 corresponds to *ac0*, bit 17 to *ac1*, bit 18 to *ac2*, and bit 19 to *ac3*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempD31..0 ← multiplyQ15Q15( ac, GPR[rs]63..48, GPR[rt]63..48 )
tempC31..0 ← multiplyQ15Q15( ac, GPR[rs]47..32, GPR[rt]47..32 )
tempB31..0 ← multiplyQ15Q15( ac, GPR[rs]31..16, GPR[rt]31..16 )
tempA31..0 ← multiplyQ15Q15( ac, GPR[rs]15..0, GPR[rt]15..0 )
dotp63..0 ← ( (tempD31)32 || tempD31..0 ) + ( (tempC31)32 || tempC31..0 ) +
( (tempB31)32 || tempB31..0 ) + ( (tempA31)32 || tempA31..0 )
( HI[ac]63..0 || LO[ac]63..0 ) ← ( HI[ac]63..0 || LO[ac]63..0 ) -
( (dotp63)64 || dotp63..0 )
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111		rs		rt		0 000		ac		DPSQ_SA.L.PW 01101		DPAQ.W.QH 110100	
6		5		5		3		2		5		6	

Format: DPSQ_SA.L.PW ac, rs, rt

MIPS64DSP

Purpose: Dot Product with Subtraction on Fractional Word Elements

Element-wise multiplication of two vectors of fractional word elements, subtracting the accumulated sum of intermediate products from the specified 128-bit accumulator register, with 64-bit saturation.

Description: $ac \leftarrow \text{sat64}(ac - (\text{sign_extend}(rs_{63..32} * rt_{63..32}) + \text{sign_extend}(rs_{31..0} * rt_{31..0})))$

Corresponding pairs of Q31 fractional word values from registers *rt* and *rs* are multiplied together and the results left-shifted by one bit position to generate two 64-bit Q63 fractional format intermediate products. If both multiplicands for either multiplication are equal to -1.0 (0x80000000 hexadecimal), the intermediate product is saturated to the maximum positive Q63 fractional value (0x7FFFFFFFFFFFFFFF hexadecimal).

The intermediate products are then sign-extended to 128 bits and summed to generate a 128-bit, sign-extended Q63 fractional format dot-product result. The dot-product result is then subtracted from the specified 128-bit *HI/LO* accumulator, creating a 128-bit, sign-extended Q63 fractional result. If the accumulation results in an overflow or underflow of the sign-extended Q63 accumulator value, the accumulator is saturated to either the maximum positive or minimum negative Q63 fractional value, respectively.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original *HI/LO* register pair of the MIPS64 architecture.

If saturation occurs, a 1 is written to one of bits 16 through 19 of the *DSPControl* register, within the *ouflag* field. The value of *ac* determines which of these bits is set: bit 16 corresponds to *ac0*, bit 17 to *ac1*, bit 18 to *ac2*, and bit 19 to *ac3*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempB63..0 ← multiplyQ31Q31( ac, GPR[rs]63..32, GPR[rt]63..32 )
tempA63..0 ← multiplyQ31Q31( ac, GPR[rs]31..0, GPR[rt]31..0 )
dotp127..0 ← ( (tempB31)64 || tempB63..0 ) + ( (tempA31)64 || tempA63..0 )
( HI[ac]63..0 || LO[ac]63..0 ) ← sat64AccumulateSubQ63( ac, dotp )
```

```
function sat64AccumulateSubQ63( acc1..0, a127..0 )
    temp128..0 ← HI[acc]63 || HI[acc]63..0 || LO[acc]63..0
    temp128..0 ← temp - a127..0
    if ( temp64 ≠ temp63 ) then
        if ( temp64 = 1 ) then
            temp127..0 ← 0xFFFFFFFFFFFFFFFF8000000000000000
        else
            temp127..0 ← 0x00000000000000007FFFFFFFFFFFFFFF
        endif
    endif
    DSPControlouflag:16+acc ← 1
endif
```

```
    return temp127..0  
endfunction sat64AccumulateSubQ63
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	rs				rt				0 000	ac	DPSQ_SA.L.W 01101		DPA.W.PH 110000
6	5				5				3	2	5		6

Format: DPSQ_SA.L.W ac, rs, rt

MIPSDSP

Purpose: Dot Product with Subtraction on Fractional Word Element

Multiplication of two fractional word elements, subtracting the accumulated product from the specified 64-bit accumulator register, with saturation.

Description: $ac \leftarrow \text{sat64}(ac - \text{sat32}(rs_{31..0} * rt_{31..0}))$

The two right-most Q31 fractional word values from registers *rt* and *rs* are multiplied together and the result left-shifted by one bit position to generate a 64-bit Q63 fractional format intermediate product. If both multiplicands are equal to -1.0 (0x80000000 hexadecimal), the intermediate product is saturated to the maximum positive Q63 fractional value (0x7FFFFFFFFFFFFFFF hexadecimal).

The intermediate product is then subtracted from the specified 64-bit *HI/LO* accumulator, creating a Q63 fractional result. If the accumulation results in overflow or underflow, the accumulator is saturated to either the maximum positive or minimum negative Q63 fractional value (0x8000000000000000 hexadecimal), respectively.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original *HI/LO* register pair of the MIPS64 architecture.

If saturation occurs, a 1 is written to one of bits 16 through 19 of the *DSPControl* register, within the *ouflag* field. The value of *ac* determines which of these bits is set: bit 16 corresponds to *ac0*, bit 17 to *ac1*, bit 18 to *ac2*, and bit 19 to *ac3*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

dotp63..0 ← multiplyQ31Q31( ac, GPR[rs]31..0, GPR[rt]31..0 )
temp64..0 ← HI[ac]31 || HI[ac]31..0 || LO[ac]31..0
temp64..0 ← temp - dotp63..0
if ( temp64 ≠ temp63 ) then
    if ( temp64 = 1 ) then
        temp63..0 ← 0x8000000000000000
    else
        temp63..0 ← 0x7FFFFFFFFFFFFFFF
    endif
    DSPControlouflag:16+ac ← 1
endif
( HI[ac]63..0 || LO[ac]63..0 ) ← (temp63)32 || temp63..32 || (temp31)32 || temp31..0

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	rs		rt		0 000	ac	DPSQX_S.W.PH 11001		DPA.W.PH 110000				
6	5		5		3	2	5		6				

Format: DPSQX_S.W.PH ac, rs, rt

MIPSDSP-R2

Purpose: Cross Dot Product with Subtraction on Fractional Halfword Elements

Element-wise cross multiplication of two vectors of fractional halfword elements and subtraction of the accumulated 32-bit intermediate products from the specified 64-bit accumulator register, with saturation.

Description: $ac \leftarrow ac - (\text{sat32}(rs_{31..16} * rt_{15..0}) + \text{sat32}(rs_{15..0} * rt_{31..16}))$

The left of the right-most Q15 fractional word values from registers *rt* is multiplied with the right halfword element from register *rs* and the result left-shifted by one bit position to generate a Q31 fractional format intermediate product. Similarly, the right of the right-most Q15 fractional word values from registers *rt* is multiplied with the left halfword element from register *rs* and the result left-shifted by one bit position to generate a Q31 fractional format intermediate product. If both multiplicands for either of the multiplications are equal to -1.0 (0x8000 hexadecimal), the resulting intermediate product is saturated to the maximum positive Q31 fractional value (0x7FFFFFFF hexadecimal).

The two intermediate products are then sign-extended and summed to generate a 64-bit, Q32.31 fractional format dot-product result that is subtracted from the specified 64-bit *HI/LO* accumulator to produce a final Q32.31 fractional result.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original *HI/LO* register pair of the MIPS64 architecture.

If saturation occurs as a result of a halfword multiplication, a 1 is written to one of bits 16 through 19 of the *DSPControl* register, within the *ouflag* field. The value of *ac* determines which of these bits is set: bit 16 corresponds to *ac0*, bit 17 to *ac1*, bit 18 to *ac2*, and bit 19 to *ac3*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

tempB31..0 ← multiplyQ15Q15( ac, GPR[rs]31..16, GPR[rt]15..0 )
tempA31..0 ← multiplyQ15Q15( ac, GPR[rs]15..0, GPR[rt]31..16 )
dotp63..0 ← ( (tempB31)32 || tempB31..0 ) + ( (tempA31)32 || tempA31..0 )
tempC63..0 ← ( HI[ac]31..0 || LO[ac]31..0 ) - dotp63..0
( HI[ac]63..0 || LO[ac]63..0 ) ← (tempC63)32 || tempC63..32 || (tempC31)32 || tempC31..0

function multiplyQ15Q15( acc1..0, a15..0, b15..0 )
    if ( a15..0 = 0x8000 ) and ( b15..0 = 0x8000 ) then
        temp31..0 ← 0x7FFFFFFF
        DSPControlouflag:16+acc ← 1
    else
        temp31..0 ← ( a15..0 * b15..0 ) << 1
    endif
    return temp31..0
endfunction multiplyQ15Q15

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26 25	21 20	16 15	13 12 11 10	6 5	0
SPECIAL3 011111	rs	rt	0 000	ac	DPSQX_SA.W.PH 11011	DPA.W.PH 110000
6	5	5	3	2	5	6

Format: DPSQX_SA.W.PH ac, rs, rt

MIPSDSP-R2

Purpose: Cross Dot Product with Subtraction on Fractional Halfword Elements

Element-wise cross multiplication of two vectors of fractional halfword elements and subtraction of the accumulated 32-bit intermediate products from the specified 64-bit accumulator register, with saturation of the accumulator.

Description: $ac \leftarrow \text{sat32}(ac - (\text{sat32}(rs_{31..16} * rt_{15..0}) + \text{sat32}(rs_{15..0} * rt_{31..16})))$

The left of the right-most Q15 fractional word values from registers *rt* is multiplied with the right halfword element from register *rs* and the result left-shifted by one bit position to generate a Q31 fractional format intermediate product. Similarly, the right of the right-most Q15 fractional word values from registers *rt* is multiplied with the left halfword element from register *rs* and the result left-shifted by one bit position to generate a Q31 fractional format intermediate product. If both multiplicands for either of the multiplications are equal to -1.0 (0x8000 hexadecimal), the resulting intermediate product is saturated to the maximum positive Q31 fractional value (0x7FFFFFFF hexadecimal).

The two intermediate products are then sign-extended and summed to generate a 64-bit, Q32.31 fractional format dot-product result that is subtracted from the specified 64-bit *HI/LO* accumulator to produce a Q32.31 fractional result. If this result is larger than or equal to +1.0, or smaller than -1.0, it is saturated to the Q31 range.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original *HI/LO* register pair of the MIPS64 architecture.

If saturation occurs as a result of halfword multiplication or accumulation, a 1 is written to one of bits 16 through 19 of the *DSPControl* register, within the *ouflag* field. The value of *ac* determines which of these bits is set: bit 16 corresponds to *ac0*, bit 17 to *ac1*, bit 18 to *ac2*, and bit 19 to *ac3*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

tempB31..0 ← multiplyQ15Q15( ac, GPR[rs]31..16, GPR[rt]15..0 )
tempA31..0 ← multiplyQ15Q15( ac, GPR[rs]15..0, GPR[rt]31..16 )
dotp63..0 ← ( (tempB31)32 || tempB31..0 ) + ( (tempA31)32 || tempA31..0 )
tempC63..0 ← ( HI[ac]31..0 || LO[ac]31..0 ) - dotp63..0
if ( tempC63 = 0 ) and ( tempC62..31 ≠ 0 ) then
    tempC63..0 = 032 || 0x7FFFFFFF
    DSPControlouflag:16+acc ← 1
endif
if ( tempC63 = 1 ) and ( tempC62..31 ≠ 132 ) then
    tempC63..0 = 132 || 0x80000000
    DSPControlouflag:16+acc ← 1
endif
( HI[ac]63..0 || LO[ac]63..0 ) ← (tempC63)32 || tempC63..32 || (tempC31)32 || tempC31..0

function multiplyQ15Q15( acc1..0, a15..0, b15..0 )
    if ( a15..0 = 0x8000 ) and ( b15..0 = 0x8000 ) then

```

```
        temp31..0 ← 0x7FFFFFFF
        DSPControlouflag:16+acc ← 1
    else
        temp31..0 ← ( a15..0 * b15..0 ) << 1
    endif
    return temp31..0
endfunction multiplyQ15Q15
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	rs		rt		0 000	ac		DPSU.H.OBL 01011		DPAQ.W.QH 110100			
6	5		5		3	2		5		6			

Format: DPSU.H.OBL ac, rs, rt

MIPS64DSP

Purpose: Dot Product with Subtract on Vector Unsigned Byte Elements

Element-wise multiplication of the four left-most byte elements from each of two vectors of bytes, subtracting the sum of the products from the specified 128-bit accumulator register.

Description: $ac \leftarrow ac - \text{zero_extend}((\text{GPR}[rs]_{63..56} * \text{GPR}[rt]_{63..56}) + (\text{GPR}[rs]_{55..48} * \text{GPR}[rt]_{55..48}) + (\text{GPR}[rs]_{47..40} * \text{GPR}[rt]_{47..40}) + (\text{GPR}[rs]_{39..32} * \text{GPR}[rt]_{39..32}))$

Four unsigned byte values from the left-most elements of each of registers *rt* and *rs* are multiplied together using unsigned arithmetic to generate four 16-bit unsigned intermediate products. The intermediate products are then zero-extended to 32 bits and summed to generate an unsigned 32-bit dot-product result. The dot-product result is then zero-extended to 128 bits and subtracted from the specified 128-bit *HI/LO* accumulator.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original *HI/LO* register pair of the MIPS64 architecture.

This instruction does not set any bits in the *ouflag* field in the *DSPControl* register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

tempD15..0 ← multiplyU8U8( GPR[rs]63..56, GPR[rt]63..56 )
tempC15..0 ← multiplyU8U8( GPR[rs]55..48, GPR[rt]55..48 )
tempB15..0 ← multiplyU8U8( GPR[rs]47..40, GPR[rt]47..40 )
tempA15..0 ← multiplyU8U8( GPR[rs]39..32, GPR[rt]39..32 )
dotp17..0 ← ( 02 || tempD15..0 ) + ( 02 || tempC15..0 ) + ( 02 || tempB15..0 ) +
( 02 || tempA15..0 )
( HI[ac]63..0 || LO[ac]63..0 ) ← ( HI[ac]63..0 || LO[ac]63..0 ) - ( 0110 || dotp17..0 )

function multiplyU8U8( a7..0, b7..0 )
    temp17..0 ← ( 0 || a7..0 ) * ( 0 || b7..0 )
    return temp15..0
endfunction multiplyU8U8

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	rs		rt		0 000	ac	DPSU.H.OBR 01111		DPAQ.W.QH 110100				
6	5		5		3	2	5		6				

Format: DPSU.H.OBR ac, rs, rt

MIPS64DSP

Purpose: Dot Product with Subtract on Vector Unsigned Byte Elements

Element-wise multiplication of the four right-most byte elements from each of two vectors of bytes, subtracting the sum of the products from the specified 128-bit accumulator register.

Description: $ac \leftarrow ac - \text{zero_extend}((\text{GPR}[rs]_{31..24} * \text{GPR}[rt]_{31..24}) + (\text{GPR}[rs]_{23..16} * \text{GPR}[rt]_{23..16}) + (\text{GPR}[rs]_{15..8} * \text{GPR}[rt]_{15..8}) + (\text{GPR}[rs]_{7..0} * \text{GPR}[rt]_{7..0}))$

Four unsigned byte values from the right-most elements of each of registers *rt* and *rs* are multiplied together using unsigned arithmetic to generate four 16-bit unsigned intermediate products. The intermediate products are then zero-extended to 32 bits and summed to generate an unsigned 32-bit dot-product result. The dot-product result is then zero-extended to 128 bits and subtracted from the specified 128-bit *HI/LO* accumulator.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original *HI/LO* register pair of the MIPS64 architecture.

This instruction does not set any bits in the *ouflag* field in the *DSPControl* register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempD15..0 ← multiplyU8U8( GPR[rs]31..24, GPR[rt]31..24 )
tempC15..0 ← multiplyU8U8( GPR[rs]23..16, GPR[rt]23..16 )
tempB15..0 ← multiplyU8U8( GPR[rs]15..8, GPR[rt]15..8 )
tempA15..0 ← multiplyU8U8( GPR[rs]7..0, GPR[rt]7..0 )
dotp17..0 ← ( 02 || tempD15..0 ) + ( 02 || tempC15..0 ) + ( 02 || tempB15..0 ) + ( 02 || tempA15..0 )
( HI[ac]63..0 || LO[ac]63..0 ) ← ( HI[ac]63..0 || LO[ac]63..0 ) - ( 0110 || dotp17..0 )
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	rs	rt	0 000	ac	DPSU.H.QBL 01011	DPA.W.PH 110000							
6	5	5	3	2	5	6							

Format: DPSU.H.QBL ac, rs, rt

MIPSDSP

Purpose: Dot Product with Subtraction on Vector Unsigned Byte Elements

Element-wise multiplication of two left-most elements from the four right-most elements of each of two vectors of unsigned bytes, subtracting the sum of the products from the specified 64-bit accumulator register.

Description: $ac \leftarrow ac - \text{zero_extend}((\text{GPR}[rs]_{31..24} * \text{GPR}[rt]_{31..24}) + (\text{GPR}[rs]_{23..16} * \text{GPR}[rt]_{23..16}))$

The two left-most elements of the four right-most unsigned byte elements of each of registers *rt* and *rs* are multiplied together using unsigned arithmetic to generate two 16-bit unsigned intermediate products. The intermediate products are then zero-extended to 64 bits and subtracted from the specified 64-bit *HI/LO* accumulator. The result of the subtraction is written back to the specified 64-bit *HI/LO* accumulator.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original *HI/LO* register pair of the MIPS64 architecture.

This instruction does not set any bits in the *ouflag* field in the *DSPControl* register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempB15..0 ← multiplyU8U8( GPR[rs]31..24, GPR[rt]31..24 )
tempA15..0 ← multiplyU8U8( GPR[rs]23..16, GPR[rt]23..16 )
dotp63..0 ← ( 048 || tempB15..0 ) + ( 048 || tempA15..0 )
tempC63..0 ← ( HI[ac]31..0 || LO[ac]31..0 ) - dotp63..0
( HI[ac]63..0 || LO[ac]63..0 ) ← (tempC63)32 || tempC63..32 || (tempC31)32 || tempC31..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	rs		rt		0 000	ac		DPSU.H.QBR 01111		DPA.W.PH 110000			
6	5		5		3	2		5		6			

Format: DPSU.H.QBR ac, rs, rt

MIPSDSP

Purpose: Dot Product with Subtraction on Vector Unsigned Byte Elements

Element-wise multiplication of the two right-most elements of the four right-most elements of each of two vectors of unsigned bytes, subtracting the sum of the products from the specified 64-bit accumulator register.

Description: $ac \leftarrow ac - \text{zero_extend}((\text{GPR}[rs]_{15..8} * \text{GPR}[rt]_{15..8}) + (\text{GPR}[rs]_{7..0} * \text{GPR}[rt]_{7..0}))$

The two right-most elements of the four right-most unsigned byte elements of each of registers *rt* and *rs* are multiplied together using unsigned arithmetic to generate two 16-bit unsigned intermediate products. The intermediate products are then zero-extended to 64 bits and subtracted from the specified 64-bit *HI/LO* accumulator.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original *HI/LO* register pair of the MIPS64 architecture.

This instruction does not set any bits in the *ouflag* field in the *DSPControl* register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempB15..0 ← multiplyU8U8( GPR[rs]15..8, GPR[rt]15..8 )
tempA15..0 ← multiplyU8U8( GPR[rs]7..0, GPR[rt]7..0 )
dotp63..0 ← ( 048 || tempB15..0 ) + ( 048 || tempA15..0 )
tempC63..0 ← ( HI[ac]31..0 || LO[ac]31..0 ) - dotp63..0
( HI[ac]63..0 || LO[ac]63..0 ) ← (tempC63)32 || tempC63..32 || (tempC31)32 || tempC31..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111		rs		rt		0 00000		ac		DPSX 01001		DPA.W.PH 110000	
6		5		5		5		2		5		6	

Format: DPSX.W.PH *ac*, *rs*, *rt*

MIPSDSP-R2

Purpose: Cross Dot Product with Subtract on Vector Integer Halfword Elements

Generate the cross dot-product of two integer halfword vector elements using full-size intermediate products and then subtract from the specified accumulator register.

Description: $ac \leftarrow ac - ((rs_{31..16} * rt_{15..0}) + (rs_{15..0} * rt_{31..16}))$

The left halfword integer value from register *rt* is multiplied with the right halfword element from register *rs* to create an integer word result. Similarly, the right halfword integer value from register *rt* is multiplied with the left halfword element from register *rs* to create the second integer word result. These two products are summed to generate the dot-product result, which is then subtracted from the specified 64-bit *HI/LO* accumulator, creating a 64-bit integer result.

The value of *ac* selects an accumulator numbered from 0 to 3. When *ac*=0, this refers to the original *HI/LO* register pair of the MIPS64 architecture.

This instruction will not set any bits of the *ouflag* field in the *DSPControl* register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempB31..0 ← (GPR[rs]31..16 * GPR[rt]15..0)
tempA31..0 ← (GPR[rs]15..0 * GPR[rt]31..16)
dotp32..0 ← ( (tempB31) || tempB31..0 ) + ( (tempA31) || tempA31..0 )
acc63..0 ← ( HI[ac]31..0 || LO[ac]31..0 ) - ( (dotp32)31 || dotp32..0 )
( HI[ac]63..0 || LO[ac]63..0 ) ← (acc63)32 || acc63..32 || (acc31)32 acc31..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	19	18	13	12	11	10	6	5	0
SPECIAL3 011111			shift		0 000000		ac	DSHILO 11010		DEXTR.W 111100	
6			7		6		2	5		6	

Format: DSHILO ac, shift

MIPS64DSP

Purpose: Shift an Accumulator Value Leaving the Result in the Same Accumulator

Shift the *HI/LO* paired value in an accumulator either left or right, leaving the result in the same accumulator.

Description: $ac \leftarrow (\text{shift} \geq 0) ? (ac \gg \text{shift}) : (ac \ll -\text{shift})$

The *HI/LO* paired value is considered as a single 128-bit accumulator that is shifted logically by *shift* bits, with the result of the shift written back to the source accumulator. The *shift* argument is a seven-bit signed integer value: a positive argument results in a right shift by *shift* bits, and a negative argument results in a left shift by *-shift* bits.

The value of *ac* can range from 0 to 3. When *ac*=0, this refers to the original *HI/LO* register pair of the MIPS64 architecture.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

sign ← shift6
shift6..0 ← ( sign = 0 ? shift6..0 : -shift6..0 )
if ( shift6..0 = 0 ) then
    temp127..0 ← ( HI[ac]63..0 || LO[ac]63..0 )
else
    if ( sign = 0 ) then
        temp127..0 ← 0shift || ( ( HI[ac]63..0 || LO[ac]63..0 ) >> shift )
    else
        temp127..0 ← ( ( HI[ac]63..0 || LO[ac]63..0 ) << shift ) || 0shift
    endif
endif
( HI[ac]63..0 || LO[ac]63..0 ) ← temp127..64 || temp63..0

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111				rs		0 00000		0 000		ac	DSHILOV 11011		DEXTR.W 111100
6				5		5		3		2	5		6

Format: DSHILOV ac, rs

MIPS64DSP

Purpose: Variable Shift of Accumulator Value Leaving the Result in the Same Accumulator

Shift the *HI/LO* paired value in an accumulator either left or right by the amount specified in a GPR, leaving the result in the same accumulator.

Description: $ac \leftarrow (GPR[rs]_{6..0} \geq 0) ? (ac \gg GPR[rs]_{6..0}) : (ac \ll -GPR[rs]_{6..0})$

The *HI/LO* paired value is considered as a single 128-bit accumulator that is shifted logically by *shift* bits, with the result of the shift written back to the source accumulator. The *shift* argument is provided by the seven least-significant bits of register *rs*; the remaining bits of *rs* are ignored. The shift value is interpreted as a seven-bit signed integer value: a positive argument results in a right shift by *shift* bits, and a negative argument results in a left shift by *-shift* bits.

The value of *ac* can range from 0 to 3. When *ac*=0, this refers to the original *HI/LO* register pair of the MIPS64 architecture.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

sign ← GPR[rs]6
shift6..0 ← ( sign = 0 ? GPR[rs]6..0 : -GPR[rs]6..0 )
if ( shift5..0 = 0 ) then
    temp127..0 ← ( HI[ac]63..0 || LO[ac]63..0 )127..0
else
    if ( sign = 0 ) then
        temp127..0 ← 0shift || ( ( HI[ac]63..0 || LO[ac]63..0 ) >> shift )
    else
        temp127..0 ← ( ( HI[ac]63..0 || LO[ac]63..0 ) << shift ) || 0shift
    endif
endif
( HI[ac]63..0 || LO[ac]63..0 ) ← temp127..64 || temp63..0

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	size					rt	0 000	ac	EXTP 00010			EXTR.W 111000	
6	5					5	3	2	5			6	

Format: EXTP rt, ac, size

MIPSDSP

Purpose: Extract Fixed Bitfield From Arbitrary Position in Accumulator to GPR

Extract $size+1$ contiguous bits from a 64-bit accumulator from a position specified in the *DSPControl* register, writing the bits to a GPR with zero-extension.

Description: $rt \leftarrow \text{zero_extend}(ac_{pos..pos-size})$

A set of $size+1$ contiguous bits are extracted from an arbitrary position in accumulator *ac*, zero-extended to 64 bits, and then written to register *rt*.

The bit position, *start_pos*, of the first bit of the contiguous set to extract is specified by the pos field in bits 0 through 5 of the *DSPControl* register; bit 6 of the *DSPControl* register is ignored. The last bit in the set is $start_pos - size$, where *size* is specified in the instruction.

The value of *ac* can range from 0 to 3. When $ac=0$, this refers to the original *HI/LO* register pair of the MIPS64 architecture. After the execution of this instruction, accumulator *ac* remains unmodified.

If $start_pos - (size + 1) \geq -1$, the extraction is valid, otherwise the extraction is invalid and is said to have failed. The value of the destination register is **UNPREDICTABLE** when the extraction is invalid. Upon an invalid extraction this instruction writes a 1 to bit 14, the Extract Failed Indicator (EFI) bit of the *DSPControl* register, and 0 otherwise.

The values of bits 0 to 6 in the pos field of the *DSPControl* register are unchanged by this instruction.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

start_pos5..0 ← DSPControlpos:5..0
if ( start_pos - (size+1) >= -1 ) then
    tempsize..0 ← ( HI[ac]31..0 || LO[ac]31..0 )start_pos..start_pos-size
    GPR[rt] ← 0(GPRLEN-(size+1)) || tempsize..0
    DSPControlEFI:14 ← 0
else
    DSPControlEFI:14 ← 1
    GPR[rt] ← UNPREDICTABLE
endif

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	size					rt	0 000	ac	EXTPDP 01010			EXTR.W 111000	
6	5					5	3	2	5			6	

Format: EXTPDP rt, ac, size

MIPSDSP

Purpose: Extract Fixed Bitfield From Arbitrary Position in Accumulator to GPR and Decrement Pos

Extract $size+1$ contiguous bits from a 64-bit accumulator from a position specified in the *DSPControl* register, writing the bits to a GPR with zero-extension and modifying the extraction position.

Description: $rt \leftarrow \text{zero_extend}(ac_{pos..pos-size})$; $DSPControl_{pos:6..0} -= (size+1)$

A set of $size+1$ contiguous bits are extracted from an arbitrary position in accumulator *ac*, zero-extended to 64 bits, then written to register *rt*.

The bit position, *start_pos*, of the first bit of the contiguous set to extract is specified by the *pos* field in bits 0 through 5 of the *DSPControl* register; bit 6 of the *DSPControl* register is ignored. The position of the last bit in the extracted set is $start_pos - size$, where the *size* argument is specified in the instruction.

The value of *ac* can range from 0 to 3. When *ac*=0, this refers to the original *HI/LO* register pair of the MIPS64 architecture. After the execution of this instruction, accumulator *ac* remains unmodified.

If $start_pos - (size + 1) \geq -1$, the extraction is valid and the value of the *pos* field in the *DSPControl* register is decremented by $size+1$. Otherwise, the extraction is invalid and is said to have failed. The value of the destination register is **UNPREDICTABLE** when the extraction is invalid, and the value of the *pos* field in the *DSPControl* register (bits 0 through 6) is not modified.

Upon an invalid extraction this instruction writes a 1 to bit 14, the Extract Failed Indicator (EFI) bit of the *DSPControl* register, and 0 otherwise.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

start_pos5..0 ← DSPControlpos:5..0
if ( start_pos - (size+1) >= -1 ) then
    tempsize..0 ← ( HI[ac]31..0 || LO[ac]31..0 )start_pos..start_pos-size
    GPR[rt] ← 0(GPRLEN-(size+1)) || tempsize..0
    DSPControlpos:6..0 ← DSPControlpos:6..0 - (size + 1)
    DSPControlEFI:14 ← 0
else
    DSPControlEFI:14 ← 1
    GPR[rt] ← UNPREDICTABLE
endif

```

Exceptions:

Reserved Instruction, DSP Disabled

Extract Variable Bitfield From Arbitrary Position in Accumulator to GPR and Decrement Pos EXTPDPV

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	rs	rt	0 000	ac	EXTPDPV 01011	EXTR.W 111000							
6	5	5	3	2	5	6							

Format: EXTPDPV *rt*, *ac*, *rs*

MIPSDSP

Purpose: Extract Variable Bitfield From Arbitrary Position in Accumulator to GPR and Decrement Pos

Extract a fixed number of contiguous bits from a 64-bit accumulator from a position specified in the *DSPControl* register, writing the bits to a GPR with zero-extension and modifying the extraction position.

Description: $rt \leftarrow \text{zero_extend}(ac_{pos..pos-GPR[rs][4:0]})$; $DSPControl_{pos:6..0} -= (GPR[rs]_{4..0} + 1)$

A fixed number of contiguous bits are extracted from an arbitrary position in accumulator *ac*, zero-extended to 64 bits, then written to destination register *rt*. The number of bits extracted is *size*+1, where *size* is specified by the five least-significant bits in register *rs*, interpreted as a five-bit unsigned integer. The remaining bits in register *rs* are ignored.

The bit position, *start_pos*, of the first bit of the contiguous set to extract is specified by the *pos* field in bits 0 through 5 of the *DSPControl* register; bit 6 of the *DSPControl* register is ignored. The position of the last bit in the extracted set is *start_pos* - *size*.

The value of *ac* can range from 0 to 3. When *ac*=0, this refers to the original *H/L0* register pair of the MIPS64 architecture. After the execution of this instruction, accumulator *ac* remains unmodified.

If $start_pos - (size + 1) \geq -1$, the extraction is valid and the value of the *pos* field in the *DSPControl* register is decremented by *size*+1. Otherwise, the extraction is invalid and is said to have failed. The value of the destination register is **UNPREDICTABLE** when the extraction is invalid, and the value of the *pos* field in the *DSPControl* register (bits 0 through 6) is not modified.

Upon an invalid extraction this instruction writes a 1 to bit 14, the Extract Failed Indicator (EFI) bit of the *DSPControl* register, and 0 otherwise.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

start_pos5..0 ← DSPControlpos:5..0
size4..0 ← GPR[rs]4..0
if ( start_pos - (size+1) >= -1 ) then
    tempsize..0 ← ( HI[ac]31..0 || LO[ac]31..0 )start_pos..start_pos-size
    GPR[rt] ← 0(GPRLEN-(size+1)) || tempsize..0
    DSPControlpos:6..0 ← DSPControlpos:6..0 - (size + 1)
    DSPControlEFI:14 ← 0
else
    DSPControlEFI:14 ← 1
    GPR[rt] ← UNPREDICTABLE
endif

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	rs				rt				0 000	ac	EXTPV 00011	EXTR.W 111000	
6	5				5				3	2	5	6	

Format: EXTPV *rt*, *ac*, *rs*

MIPSDSP

Purpose: Extract Variable Bitfield From Arbitrary Position in Accumulator to GPR

Extract a variable number of contiguous bits from a 64-bit accumulator from a position specified in the *DSPControl* register, writing the bits to a GPR with zero-extension.

Description: $rt \leftarrow \text{zero_extend}(ac_{pos..pos-rs[4:0]})$

A variable number of contiguous bits are extracted from an arbitrary position in accumulator *ac*, zero-extended to 64 bits, then written to register *rt*. The number of bits extracted is *size*+1, where *size* is specified by the five least-significant bits in register *rs*, interpreted as a five-bit unsigned integer. The remaining bits in register *rs* are ignored.

The position of the first bit of the contiguous set to extract, *start_pos*, is specified by the *pos* field in bits 0 through 6 of the *DSPControl* register. The position of the last bit in the contiguous set is *start_pos* - *size*.

The value of *ac* can range from 0 to 3. When *ac*=0, this refers to the original *HI/LO* register pair of the MIPS64 architecture. After the execution of this instruction, accumulator *ac* remains unmodified.

An extraction is valid if $start_pos - (size + 1) \geq -1$; otherwise, the extraction is invalid and is said to have failed. The value of the destination register is **UNPREDICTABLE** when the extraction is invalid. Upon an invalid extraction this instruction writes a 1 to bit 14, the Extract Failed Indicator (EFI) bit of the *DSPControl* register, and 0 otherwise.

The values of bits 0 to 6 in the *pos* field of the *DSPControl* register are unchanged by this instruction.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

start_pos5..0 ← DSPControlpos:5..0
size4..0 ← GPR[rs]4..0
if ( start_pos - (size+1) >= -1 ) then
    tempsize..0 ← ( HI[ac]31..0 || LO[ac]31..0 )start_pos..start_pos-size
    GPR[rt] ← 0(GPRLEN-(size+1)) || tempsize..0
    DSPControlEFI:14 ← 0
else
    DSPControlEFI:14 ← 1
    GPR[rt] ← UNPREDICTABLE
endif

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	shift				rt	0 000	ac	EXTR.W 00000				EXTR.W 111000	
SPECIAL3 011111	shift				rt	0 000	ac	EXTR_R.W 00100				EXTR.W 111000	
SPECIAL3 011111	shift				rt	0 000	ac	EXTR_RS.W 00110				EXTR.W 111000	
6	5				5	3	2	5				6	

Format: EXTR[_RS].W
EXTR.W rt, ac, shift
EXTR_R.W rt, ac, shift
EXTR_RS.W rt, ac, shift

MIPSDSP
MIPSDSP
MIPSDSP

Purpose: Extract Word Value With Right Shift From Accumulator to GPR

Extract a word value from a 64-bit accumulator to a GPR with right shift, and with optional rounding or rounding and saturation.

Description: $rt \leftarrow \text{sign_extend}(\text{sat32}(\text{round}(\text{ac} \gg \text{shift})))$

The value in accumulator *ac* is shifted right by *shift* bits with sign extension (arithmetic shift right). The 32 least-significant bits of the shifted value are then sign extended to 64 bits and written to the destination register *rt*.

The rounding variant of the instruction adds a 1 at the most-significant discarded bit position. The 32 least-significant bits of the rounded result are then sign-extended to 64 bits and written to the destination register.

The rounding and saturating variant of the instruction adds a 1 at the most-significant discarded bit position. If the rounding operation results in an overflow, the shifted value is clamped to the maximum positive Q31 fractional value (0x7FFFFFFF hexadecimal). The rounded and saturated result is then sign-extended to 64 bits and written to the destination register.

The value of *ac* can range from 0 to 3. When *ac*=0, this refers to the original *H/L0* register pair of the MIPS64 architecture. After the execution of this instruction, *ac* remains unmodified.

For all variants of the instruction, including EXTR.W, bit 23 of the *DSPControl* register is set to 1 if either of the rounded or non-rounded calculation results in overflow or saturation.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
EXTR.Wtemp64..0 ← _shiftShortAccRightArithmetic( ac, shift )
if ( ( temp64..32 ≠ 0 ) and ( temp64..32 ≠ 0x1FFFFFFFF ) ) then
    DSPControl_ouflag:23 ← 1
endif
GPR[rt]63..0 ← (temp32)32 || temp32..1
temp64..0 ← temp + 1
if ( ( temp64..32 ≠ 0 ) and ( temp64..32 ≠ 0x1FFFFFFFF ) ) then
    DSPControl_ouflag:23 ← 1
endif
```

```

EXTR_R.W
    temp64..0 ← _shiftShortAccRightArithmetic( ac, shift )
    if ( ( temp64..32 ≠ 0 ) and ( temp64..32 ≠ 0x1FFFFFFF ) ) then
        DSPControlouflag:23 ← 1
    endif
    temp64..0 ← temp + 1
    if ( ( temp64..32 ≠ 0 ) and ( temp64..32 ≠ 0x1FFFFFFF ) ) then
        DSPControlouflag:23 ← 1
    endif
    GPR[rt]63..0 ← (temp32)32 || temp32..1

EXTR_RS.W
    temp64..0 ← _shiftShortAccRightArithmetic( ac, shift )
    if ( ( temp64..32 ≠ 0 ) and ( temp64..32 ≠ 0x1FFFFFFF ) ) then
        DSPControlouflag:23 ← 1
    endif
    temp64..0 ← temp + 1
    if ( ( temp64..32 ≠ 0 ) and ( temp64..32 ≠ 0x1FFFFFFF ) ) then
        if ( temp64 = 0 ) then
            temp32..1 ← 0x7FFFFFFF
        else
            temp32..1 ← 0x80000000
        endif
        DSPControlouflag:23 ← 1
    endif
    GPR[rt]63..0 ← (temp32)32 || temp32..1

function _shiftShortAccRightArithmetic( ac1..0, shift4..0 )
    if ( shift4..0 = 0 ) then
        temp64..0 ← ( HI[ac]31..0 || LO[ac]31..0 || 0 )
    else
        temp64..0 ← ( (HI[ac]31)shift || HI[ac]31..0 || LO[ac]31..shift-1 )
    endif
    return temp64..0
endfunction _shiftShortAccRightArithmetic

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111			shift		rt		0 000		ac	EXTR_S.H 01110		EXTR.W 111000	
6			5		5		3		2	5		6	

Format: EXTR_S.H rt, ac, shift

MIPSDSP

Purpose: Extract Halfword Value From Accumulator to GPR With Right Shift and Saturate

Extract a halfword value from a 64-bit accumulator to a GPR with right shift and saturation.

Description: $rt \leftarrow \text{sign_extend}(\text{sat16}(ac \gg \text{shift}))$

The value in the 64-bit accumulator *ac* is shifted right by *shift* bits with sign extension (arithmetic shift right). The 64-bit value is then saturated to 16-bits, sign extended to 64 bits, and written to the destination register *rt*. The shift argument is provided in the instruction.

The value of *ac* can range from 0 to 3. When *ac*=0, this refers to the original *HI/LO* register pair of the MIPS64 architecture. After the execution of this instruction, *ac* remains unmodified.

This instruction sets bit 23 of the *DSPControl* register in the *ouflag* field if the operation results in saturation.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
temp63..0 ← shiftShortAccRightArithmetic( ac, shift )
if ( temp63..0 > 0x0000000000007FFF ) then
    temp31..0 ← 0x00007FFF
    DSPControl_ouflag:23 ← 1
else if ( temp63..0 < 0xFFFFFFFFFFFF8000 ) then
    temp31..0 ← 0xFFFF8000
    DSPControl_ouflag:23 ← 1
endif
GPR[rt]63..0 ← (temp31)32 || temp31..0

function shiftShortAccRightArithmetic( ac1..0, shift4..0 )
    sign ← HI[ac]31
    if ( shift = 0 ) then
        temp63..0 ← HI[ac]31..0 || LO[ac]31..0
    else
        temp63..0 ← signshift || (( HI[ac]31..0 || LO[ac]31..0 ) >> shift )
    endif
    if ( sign ≠ temp31 ) then
        DSPControl_ouflag:23 ← 1
    endif
    return temp63..0
endfunction shiftShortAccRightArithmetic
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	rs	rt	0 000	ac	EXTRV.W 00001	EXTR.W 111000							
SPECIAL3 011111	rs	rt	0 000	ac	EXTRV_R.W 00101	EXTR.W 111000							
SPECIAL3 011111	rs	rt	0 000	ac	EXTRV_RS.W 00111	EXTR.W 111000							
6	5	5	3	2	5	6							

Format: EXTRV[_RS].W
EXTRV.W rt, ac, rs
EXTRV_R.W rt, ac, rs
EXTRV_RS.W rt, ac, rs

MIPSDSP
MIPSDSP
MIPSDSP

Purpose: Extract Word Value With Variable Right Shift From Accumulator to GPR

Extract a word value from a 64-bit accumulator to a GPR with variable right shift, and with optional rounding or rounding and saturation.

Description: $rt \leftarrow \text{sign_extend}(\text{sat32}(\text{round}(ac \gg rs_{5..0})))$

The value in accumulator *ac* is shifted right by *shift* bits with sign extension (arithmetic shift right). The lower 32 bits of the shifted value are then sign extended to 64-bits and written to the destination register *rt*. The number of bits to shift is given by the five least-significant bits of register *rs*; the remaining bits of *rs* are ignored.

The rounding variant of the instruction adds a 1 at the most-significant discarded bit position. The 32 least-significant bits of the rounded result are then sign extended to 64-bits and written to the destination register.

The rounding and saturating variant of the instruction adds a 1 at the most-significant discarded bit position. If the rounding operation results in an overflow, the shifted value is clamped to the maximum positive Q31 fractional value (0x7FFFFFFF hexadecimal). The rounded and saturated result is then sign extended to 64-bits and written to the destination register.

The value of *ac* can range from 0 to 3. When *ac*=0, this refers to the original *H/L0* register pair of the MIPS64 architecture. After the execution of this instruction, *ac* remains unmodified.

For all variants of the instruction, including EXTRV.W, bit 23 of the *DSPControl* register is set to 1 if either of the rounded or non-rounded calculation results in overflow or saturation.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
EXTRV.W
    temp64..0 ← _shiftShortAccRightArithmetic( ac, GPR[rs]4..0 )
    if ( ( temp64..32 ≠ 0 ) and ( temp64..32 ≠ 0x1FFFFFFFF ) ) then
        DSPControl_ouflag:23 ← 1
    endif
    GPR[rt]63..0 ← (temp32)32 || temp32..1
    temp64..0 ← temp + 1
    if ( ( temp64..32 ≠ 0 ) and ( temp64..32 ≠ 0x1FFFFFFFF ) ) then
        DSPControl_ouflag:23 ← 1
    endif
```

```

EXTRV_R.W
    temp64..0 ← _shiftShortAccRightArithmetic( ac, GPR[rs]4..0 )
    if ( ( temp64..32 ≠ 0 ) and ( temp64..32 ≠ 0x1FFFFFFFF ) ) then
        DSPControlouflag:23 ← 1
    endif
    temp64..0 ← temp + 1
    if ( ( temp64..32 ≠ 0 ) and ( temp64..32 ≠ 0x1FFFFFFFF ) ) then
        DSPControlouflag:23 ← 1
    endif
    GPR[rt]63..0 ← (temp32)32 || temp32..1

EXTRV_RS.W
    temp64..0 ← _shiftShortAccRightArithmetic( ac, GPR[rs]4..0 )
    if ( ( temp64..32 ≠ 0 ) and ( temp64..32 ≠ 0x1FFFFFFFF ) ) then
        DSPControlouflag:23 ← 1
    endif
    temp64..0 ← temp + 1
    if ( ( temp64..32 ≠ 0 ) and ( temp64..32 ≠ 0x1FFFFFFFF ) ) then
        if ( temp64 = 0 ) then
            temp32..1 ← 0x7FFFFFFF
        else
            temp32..1 ← 0x80000000
        endif
        DSPControlouflag:23 ← 1
    endif
    GPR[rt]63..0 ← (temp32)32 || temp32..1

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111		rs		rt		0 000		ac		EXTRV_S.H 01111		EXTR.W 111000	
6		5		5		3		2		5		6	

Format: EXTRV_S.H *rt*, *ac*, *rs*

MIPSDSP

Purpose: Extract Halfword Value Variable From Accumulator to GPR With Right Shift and Saturate

Extract a halfword value from a 64-bit accumulator to a GPR with right shift and saturation.

Description: $rt \leftarrow \text{sign_extend}(\text{sat16}(ac \gg rs_{4..0}))$

The value in the 64-bit accumulator *ac* is shifted right by *shift* bits with sign extension (arithmetic shift right). The 64-bit value is then saturated to 16-bits and sign-extended to 64 bits before being written to the destination register *rt*. The five least-significant bits of register *rs* provide the shift argument, interpreted as a five-bit unsigned integer; the remaining bits in *rs* are ignored.

The value of *ac* can range from 0 to 3. When *ac*=0, this refers to the original *H/L0* register pair of the MIPS64 architecture. After the execution of this instruction, *ac* remains unmodified.

This instruction sets bit 23 of the *DSPControl* register in the *ouflag* field if the operation results in saturation.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

shift4..0 ← GPR[rs]4..0
temp31..0 ← shiftShortAccRightArithmetic( ac, shift )
if ( temp63..0 > 0x00000000000007FFF ) then
    temp31..0 ← 0x00007FFF
    DSPControl23 ← 1
else if ( temp63..0 < 0xFFFFFFFFFFFF8000 ) then
    temp31..0 ← 0xFFFF8000
    DSPControl23 ← 1
endif
GPR[rt]63..0 ← (temp31)32 || temp31..0

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111		rs		rt		0 00000		0 00000		INSV 001100	
6		5		5		5		5		6	

Format: INSV *rt*, *rs*

MIPSDSP

Purpose: Insert Bit Field Variable

To merge a right-justified bit field from register *rs* into a specified field in register *rt*.

Description: $rt \leftarrow \text{InsertFieldVar}(rt, rs, \text{Scount}, \text{Pos})$

The *DSPControl* register provides the *size* value from the *Scount* field, and the *pos* value from the *pos* field. The right-most *size* bits from register *rs* are merged into the value from register *rt* starting at bit position *pos*. The result is put back in register *rt*. These *pos* and *size* values are converted by the instruction into the fields *msb* (the most significant bit of the field), and *lsb* (least significant bit of the field), as follows:

```

pos  ← DSPControl5..0
size ← DSPControl12..7
msb  ← pos+size-1
lsb  ← pos

```

The values of *pos* and *size* must satisfy all of the following relations, or the instruction results in UNPREDICTABLE results:


```

0 ≤ pos < 32
0 < size ≤ 32
0 < pos+size ≤ 32

```

Figure 6.2 shows the symbolic operation of the instruction.

Figure 6.2 Operation of the INSV Instruction



Restrictions:

The operation is **UNPREDICTABLE** if *lsb* > *msb*.

If either register *rs* or register *rt* does not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the

operation is **UNPREDICTABLE**.

Operation:


```

if (lsb > msb) or (NotWordValue(GPR[rs])) or (NotWordValue(GPR[rt])) then
    UNPREDICTABLE
endif
GPR[rt]63..0 ← (GPR[rt]31)32 || GPR[rt]31..msb+1 || GPR[rs]msb-lsb..0 || GPR[rt]lsb-1..0

```

Exceptions:

Reserved Instruction, DSP Disabled



Format: LBUX rd, index(base)

MIPSDSP

Purpose: Load Unsigned Byte Indexed

To load a byte from memory as an unsigned value, using indexed addressing.

Description: $rd \leftarrow \text{memory}[\text{base} + \text{index}]$

The contents of GPR *index* is added to the contents of GPR *base* to form an effective address. The contents of the 8-bit byte at the memory location specified by the aligned effective address are fetched, zero-extended to the GPR register length and placed in GPR *rd*.

Restrictions:

None.

Operation:


```

vAddr31..0 ← GPR[index]31..0 + GPR[base]31..0
( pAddr, CCA ) ← AddressTranslation( vAddr, DATA, LOAD )
pAddr ← pAddrPSIZE-1..2 || ( pAddr1..0 xor ReverseEndian2 )
memwordGPREN..0 ← LoadMemory ( CCA, BYTE, pAddr, vAddr, DATA )
GPR[rd]63..0 ← zero_extend( memword7..0 )

```

Exceptions:

Reserved Instruction, DSP Disabled, TLB Refill, TLB Invalid, Bus Error, Address Error, Watch



Format: LDX rd, index(base)

MIPSDSP

Purpose: Load Doubleword Indexed

To load a doubleword value from memory as a signed value, using indexed addressing.

Description: $rd \leftarrow \text{memory}[\text{base} + \text{index}]$

The contents of GPR *index* is added to the contents of GPR *base* to form an effective address. The contents of the 64-bit word at the memory location specified by the aligned effective address are fetched and placed in GPR *rd*.

Restrictions:

The effective address must be naturally-aligned. If any of the three least-significant bits of the address are non-zero, an Address Error exception occurs.

Operation:


```

vAddr63..0 ← GPR[index] + GPR[base]
if ( vAddr2..0 ≠ 03 ) then
    SignalException( AddressError )
endif
( pAddr, CCA ) ← AddressTranslation( vAddr, DATA, LOAD )
doubleword63..0 ← LoadMemory ( CCA, DOUBLEWORD, pAddr, vAddr, DATA )
GPR[rd]63..0 ← doubleword63..0

```

Exceptions:

Reserved Instruction, DSP Disabled, TLB Refill, TLB Invalid, Bus Error, Address Error, Watch



Format: LHX rd, index(base)

MIPSDSP

Purpose: Load Halfword Indexed

To load a halfword value from memory as a signed value, using indexed addressing.

Description: $rd \leftarrow \text{memory}[\text{base} + \text{index}]$

The contents of GPR *index* is added to the contents of GPR *base* to form an effective address. The contents of the 16-bit halfword at the memory location specified by the aligned effective address are fetched, sign-extended to the length of the destination GPR, and placed in GPR *rd*.

Restrictions:

The effective address must be naturally-aligned. If the least-significant bit of the effective address is non-zero, an Address Error exception occurs.

Operation:


```

vAddr31..0 ← GPR[index]31..0 + GPR[base]31..0
if ( vAddr0 ≠ 0 ) then
    SignalException( AddressError )
endif
( pAddr, CCA ) ← AddressTranslation( vAddr, DATA, LOAD )
halfwordGPREN..0 ← LoadMemory( CCA, HALFWORD, pAddr, vAddr, DATA )
GPR[rd]63..0 ← sign_extend( halfword15..0 )

```

Exceptions:

Reserved Instruction, DSP Disabled, TLB Refill, TLB Invalid, Bus Error, Address Error, Watch



Format: LWX rd, index(base)

MIPSDSP

Purpose: Load Word Indexed

To load a word value from memory as a signed value, using indexed addressing.

Description: $rd \leftarrow \text{memory}[\text{base} + \text{index}]$

The contents of GPR *index* is added to the contents of GPR *base* to form an effective address. The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched, sign-extended to the length of the GPR register, and placed in GPR *rd*.

Restrictions:

The effective address must be naturally-aligned. If either of the two least-significant bits of the address are non-zero, an Address Error exception occurs.

Operation:

```

vAddr31..0 ← GPR[index]31..0 + GPR[base]31..0
if ( vAddr1..0 ≠ 02 ) then
    SignalException( AddressError )
endif
( pAddr, CCA ) ← AddressTranslation( vAddr, DATA, LOAD )
memwordGPRLEN..0 ← LoadMemory( CCA, WORD, pAddr, vAddr, DATA )
GPR[rd]63..0 ← sign_extend( memword31..0 )

```

Exceptions:

Reserved Instruction, DSP Disabled, TLB Refill, TLB Invalid, Bus Error, Address Error, Watch

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL2 011100	rs					rt			0 000	ac	0		MADD 000000
6	5					5			3	2	5		6

Format: MADD ac, rs, rt

MIPSDSP

Purpose: Multiply Word and Add to Accumulator

To multiply two 32-bit integer words and add the 64-bit result to the specified accumulator.

Description: $(HI[ac] || LO[ac]) \leftarrow (HI[ac] || LO[ac]) + (rs_{31..0} * rt_{31..0})$

The 32-bit signed integer word in register *rs* is multiplied by the corresponding 32-bit signed integer word in register *rt* to produce a 64-bit result. The 64-bit product is added to the specified 64-bit accumulator.

These special registers *HI* and *LO* are specified by the value of *ac*. When *ac*=0, this refers to the original *HI/LO* register pair of the MIPS64 architecture.

No arithmetic exception occurs under any circumstances.

Restrictions:

If registers *rs* or *rt* do not contain sign-extended 32-bit values (i.e., bits 31 through 63 are equal), then the results of the operation are **UNPREDICTABLE**.

This instruction does not provide the capability of writing directly to a target GPR.

Operation:

```

if NotWordValue(GPR[rs]) or NotWordValue(GPR[rt]) then
    UNPREDICTABLE
endif
temp63..0 ← GPR[rs]31..0 * GPR[rt]31..0
acc63..0 ← ( HI[ac]31..0 || LO[ac]31..0 ) + temp63..0
( HI[ac]63..0 || LO[ac]63..0 ) ← (acc63)32 || acc63..32 || (acc31)32 || acc31..0

```

Exceptions:

None

Programming Notes:

Where the size of the operands are known, software should place the shorter operand in register *rt*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL2 011100			rs		rt		0 000		ac	0		MADDU 000001	
6			5		5		3		2	5		6	

Format: MADDU *ac*, *rs*, *rt*

MIPS32, MIPS DSP

Purpose: Multiply Unsigned Word and Add to Accumulator

To multiply two 32-bit unsigned integer words and add the 64-bit result to the specified accumulator.

Description: $(HI[ac] || LO[ac]) \leftarrow (HI[ac] || LO[ac]) + (rs_{31..0} * rt_{31..0})$

The 32-bit unsigned integer word in register *rs* is multiplied by the corresponding 32-bit unsigned integer word in register *rt* to produce a 64-bit result. The 64-bit product is added to the specified 64-bit accumulator.

These special registers *HI* and *LO* are specified by the value of *ac*. When *ac*=0, this refers to the original *HI/LO* register pair of the MIPS64 architecture.

No arithmetic exception occurs under any circumstances.

Restrictions:

If registers *rs* or *rt* do not contain sign-extended 32-bit values (i.e., bits 31 through 63 are equal), then the results of the operation are **UNPREDICTABLE**.

This instruction does not provide the capability of writing directly to a target GPR.

Operation:

```

if NotWordValue(GPR[rs]) or NotWordValue(GPR[rt]) then
    UNPREDICTABLE
endif
temp64..0 ← ( 0 || GPR[rs]31..0 ) * ( 0 || GPR[rt]31..0 )
acc63..0 ← ( HI[ac]31..0 || LO[ac]31..0 ) + temp63..0
( HI[ac]63..0 || LO[ac]63..0 ) ← (acc63)32 || acc63..32 || (acc31)32 || acc31..0

```

Exceptions:

None

Programming Notes:

Where the size of the operands are known, software should place the shorter operand in register *rt*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	rs					rt					0 000		ac
6	5					5					3		2
											5		6
											MAQ_S.L.PWL 11100		DPAQ.W.QH 110100

Format: MAQ_S.L.PWL ac, rs, rt

MIPS64DSP

Purpose: Multiply with Accumulate Single Vector Fractional Word Element

To multiply one pair of elements from two vectors of fractional word values using full-sized intermediate products, accumulating the result into the specified 128-bit accumulator, with saturation.

Description: $ac \leftarrow ac + \text{sign_extend}(\text{sat64}(rs_{63..32} * rt_{63..32}))$

The two Q31 fractional format word values from the left-most elements of each of the registers *rt* and *rs* are multiplied together and the product is then left-shifted by one bit position to generate a Q63 fractional format intermediate result. If both multiplicands are equal to -1.0, the intermediate result is saturated to the maximum positive Q63 fractional value (0x7FFFFFFFFFFFFFFF hexadecimal). The intermediate result is then sign-extended to 128 bits and accumulated into accumulator *ac* to generate a 128-bit Q64.63 fractional format result.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original *HI/LO* register pair of the MIPS64 architecture.

If saturation occurs, a 1 is written to one of bits 16 through 19 of the *DSPControl* register, within the *ouflag* field. The value of *ac* determines which of these bits is set: bit 16 corresponds to *ac0*, bit 17 to *ac1*, bit 18 to *ac2*, and bit 19 to *ac3*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
temp63..0 ← multiplyQ31Q31( ac, GPR[rs]63..32, GPR[rt]63..32 )
( HI[ac]63..0 || LO[ac]63..0 ) ← ( HI[ac]63..0 || LO[ac]63..0 ) + ( (temp63)64 ||
temp63..0 )

function multiplyQ31Q31( acc1..0, a31..0, b31..0 )
    if ( ( a31..0 = 0x80000000 ) and ( b31..0 = 0x80000000 ) ) then
        temp63..0 ← 0x7FFFFFFFFFFFFFFF
        DSPControlouflag:16+acc ← 1
    else
        temp63..0 ← ( a31..0 * b31..0 ) << 1
    endif
    return temp63..0
endfunction multiplyQ31Q31
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	rs				rt				0 000	ac	MAQ_S.L.PWR 11110		DPAQ.W.QH 110100
6	5				5				3	2	5		6

Format: MAQ_S.L.PWR ac, rs, rt

MIPS64DSP

Purpose: Multiply with Accumulate Single Vector Fractional Word Element

To multiply one pair of elements from two vectors of fractional word values using full-sized intermediate products, accumulating the result into the specified accumulator, with saturation.

Description: $ac \leftarrow ac + \text{sign_extend}(\text{sat64}(rs_{31..0} * rt_{31..0}))$

The two Q31 fractional format word values from the right-most elements of each of the registers *rt* and *rs* are multiplied together, and the product is then left-shifted by one bit position to generate a Q63 fractional format intermediate result. If both multiplicands are equal to -1.0, the intermediate result is saturated to the maximum positive Q63 fractional value (0x7FFFFFFFFFFFFFFF hexadecimal). The intermediate result is then sign-extended to 128 bits and accumulated into accumulator *ac* to generate a 128-bit Q64.63 fractional format result.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original *HI/LO* register pair of the MIPS64 architecture.

If saturation occurs, a 1 is written to one of bits 16 through 19 of the *DSPControl* register, within the *ouflag* field. The value of *ac* determines which of these bits is set: bit 16 corresponds to *ac0*, bit 17 to *ac1*, bit 18 to *ac2*, and bit 19 to *ac3*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
temp63..0 ← multiplyQ31Q31( ac, GPR[rs]31..0, GPR[rt]31..0 )
( HI[ac]63..0 || LO[ac]63..0 ) ← ( HI[ac]63..0 || LO[ac]63..0 ) + ( (temp63)64 ||
temp63..0 )
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	rs		rt		0 000	ac				MAQ_S.W.PHL 10100		DPA.W.PH 110000	
SPECIAL3 011111	rs		rt		0 000	ac				MAQ_SA.W.PHL 10000		DPA.W.PH 110000	
6	5		5		3	2				5		6	

Format: MAQ_S[A].W.PHL
MAQ_S.W.PHL ac, rs, rt
MAQ_SA.W.PHL ac, rs, rt

MIPSDSP
MIPSDSP

Purpose: Multiply with Accumulate Single Vector Fractional Halfword Element

To multiply one pair of elements from two vectors of fractional halfword values using full-sized intermediate products and accumulate the result into the specified 64-bit accumulator, with optional saturating accumulation.

Description: $ac \leftarrow \text{sat32}(ac + \text{sat32}(rs_{31..16} * rt_{31..16}))$

The left-most Q15 fractional halfword values from the two right-most paired halfword vectors in each of registers *rt* and *rs* are multiplied together, and the product left-shifted by one bit position to generate a Q31 fractional format intermediate result. If both multiplicands are equal to -1.0 in Q15 fractional format (0x8000 hexadecimal), the intermediate result is saturated to the maximum positive Q31 fractional value (0x7FFFFFFF hexadecimal). The intermediate result is then sign-extended and accumulated into accumulator *ac* to generate a 64-bit Q32.31 fractional format result.

In the saturating accumulation variant of this instruction, if the accumulation of the intermediate product with the accumulator results in a value that cannot be represented as a Q31 fractional format value, the accumulator is saturated to either the maximum positive Q31 fractional format value (0x7FFFFFFF hexadecimal) or the minimum negative Q31 fractional format value (0x80000000), sign-extended to 64 bits.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original *HI/LO* register pair of the MIPS64 architecture.

If overflow or saturation occurs, a 1 is written to one of bits 16 through 19 of the *DSPControl* register, within the *ouflag* field. The value of *ac* determines which of these bits is set: bit 16 corresponds to *ac0*, bit 17 to *ac1*, bit 18 to *ac2*, and bit 19 to *ac3*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

MAQ_S.W.PHL
    tempA31..0 ← multiplyQ15Q15( ac, GPR[rs]31..16, GPR[rt]31..16 )
    tempB63..0 ← ( HI[ac]31..0 || LO[ac]31..0 ) + ( (tempA31)32 || tempA31..0 )
    ( HI[ac]63..0 || LO[ac]63..0 ) ← (tempB63)32 || tempB63..32 || (tempB31)32 ||
tempB31..0

MAQ_SA.W.PHL
    tempA31..0 ← multiplyQ15Q15( ac, GPR[rs]31..16, GPR[rt]31..16 )
    tempA31..0 ← sat32AccumulateQ31( ac, temp )
    tempB63..0 ← (tempA31)32 || tempA31..0
    ( HI[ac]63..0 || LO[ac]63..0 ) ← (tempB63)32 || tempB63..32 || (tempB31)32 ||
tempB31..0

```

```

function sat32AccumulateQ31( acc1..0, a31..0 )
    signA ← a31
    temp127..0 ← HI[acc]63..0 || LO[acc]63..0
    temp127..0 ← temp + ( (signA)96 || a31..0 )
    if ( temp32 ≠ temp31 ) then
        if ( temp32 = 0 ) then
            temp31..0 ← 0x80000000
        else
            temp31..0 ← 0x7FFFFFFF
        endif
        DSPControlouflag:16+acc ← 1
    endif
    return temp31..0
endfunction sat32AccumulateQ31

```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

The MAQ_SA version of the instruction is useful for compliance with some ITU speech processing codecs that require a 32-bit saturation after every multiply-accumulate operation.

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	rs		rt		0 000		ac			MAQ_S.W.PHR 10110		DPA.W.PH 110000	
SPECIAL3 011111	rs		rt		0 000		ac			MAQ_SA.W.PHR 10010		DPA.W.PH 110000	
6	5		5		3		2			5		6	

Format: MAQ_S[A].W.PHR
MAQ_S.W.PHR ac, rs, rt
MAQ_SA.W.PHR ac, rs, rt

MIPSDSP
MIPSDSP

Purpose: Multiply with Accumulate Single Vector Fractional Halfword Element

To multiply one pair of elements from two vectors of fractional halfword values using full-sized intermediate products and accumulate the result into the specified 64-bit accumulator, with optional saturating accumulation.

Description: $ac \leftarrow \text{sat32}(ac + \text{sat32}(rs_{15..0} * rt_{15..0}))$

The right-most Q15 fractional halfword values from each of the registers *rt* and *rs* are multiplied together and the product left-shifted by one bit position to generate a Q31 fractional format intermediate result. If both multiplicands are equal to -1.0 in Q15 fractional format (0x8000 hexadecimal), the intermediate result is saturated to the maximum positive Q31 fractional value (0x7FFFFFFF hexadecimal). The intermediate result is then sign-extended and accumulated into accumulator *ac* to generate a 64-bit Q32.31 fractional format result.

In the saturating accumulation variant of this instruction, if the accumulation of the intermediate product with the accumulator results in a value that cannot be represented as a Q31 fractional format value, the accumulator is saturated to either the maximum positive Q31 fractional format value (0x7FFFFFFF hexadecimal) or the minimum negative Q31 fractional format value (0x80000000), sign-extended to 64 bits.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original *HI/LO* register pair of the MIPS64 architecture.

If overflow or saturation occurs, a 1 is written to one of bits 16 through 19 of the *DSPControl* register, within the *ouflag* field. The value of *ac* determines which of these bits is set: bit 16 corresponds to *ac0*, bit 17 to *ac1*, bit 18 to *ac2*, and bit 19 to *ac3*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

MAQ_S.W.PHR
    tempA31..0 ← multiplyQ15Q15( ac, GPR[rs]15..0, GPR[rt]15..0 )
    tempB63..0 ← ( HI[ac]31..0 || LO[ac]31..0 ) + ( (tempA31)32 || tempA31..0 )
    ( HI[ac]63..0 || LO[ac]63..0 ) ← (tempB63)32 || tempB63..32 || (tempB31)32 ||
tempB31..0

MAQ_SA.W.PHR
    tempA31..0 ← multiplyQ15Q15( ac, GPR[rs]15..0, GPR[rt]15..0 )
    tempA31..0 ← sat32AccumulateQ31( ac, temp )
    tempB63..0 ← (tempA31)32 || tempA31..0
    ( HI[ac]63..0 || LO[ac]63..0 ) ← (tempB63)32 || tempB63..32 || (tempB31)32 ||
tempB31..0

```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

The MAQ_SA version of the instruction is useful for compliance with some ITU speech processing codecs that require a 32-bit saturation after every multiply-accumulate operation.

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	rs	rt	0 000	ac	MAQ_S.W.QHLL 10100	DPAQ.W.QH 110100							
SPECIAL3 011111	rs	rt	0 000	ac	MAQ_SA.W.QHLL 10000	DPAQ.W.QH 110100							
6	5	5	3	2	5	6							

Format: MAQ_S[A].W.QHLL
MAQ_S.W.QHLL ac, rs, rt
MAQ_SA.W.QHLL ac, rs, rt

MIPS64DSP
MIPS64DSP

Purpose: Multiply with Accumulate Single Vector Fractional Halfword Element

To multiply one pair of elements from two vectors of fractional halfword values using full-sized intermediate products and accumulate the result into the specified 128-bit accumulator, with optional saturating accumulation.

Description: $ac \leftarrow \text{sat32}(ac + \text{sat32}(rs_{63..48} * rt_{63..48}))$

The two Q15 fractional halfword values from the left-most elements of each of the registers *rt* and *rs* are multiplied together and the product left-shifted by one bit position to generate a Q31 fractional format intermediate result. If both multiplicands are equal to -1.0 in Q15 fractional format (0x8000 hexadecimal), the intermediate result is saturated to the maximum positive Q31 fractional value (0x7FFFFFFF hexadecimal). The intermediate result is then sign-extended and accumulated into accumulator *ac* to generate a 128-bit Q96.31 fractional format result.

In the saturating accumulation variant of this instruction, if the accumulation of the intermediate product with the accumulator results in a value that cannot be represented as a Q31 fractional format value, the accumulator is saturated to either the maximum positive Q31 fractional format value (0x7FFFFFFF hexadecimal) or the minimum negative Q31 fractional format value (0x80000000), sign-extended to 128 bits.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original *HI/LO* register pair of the MIPS64 architecture.

If overflow or saturation occurs, a 1 is written to one of bits 16 through 19 of the *DSPControl* register, within the *ouflag* field. The value of *ac* determines which of these bits is set: bit 16 corresponds to *ac0*, bit 17 to *ac1*, bit 18 to *ac2*, and bit 19 to *ac3*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

MAQ_S.W.QHLL
    temp31..0 ← multiplyQ15Q15( ac, GPR[rs]63..48, GPR[rt]63..48 )
    ( HI[ac]63..0 || LO[ac]63..0 ) ← ( HI[ac]63..0 || LO[ac]63..0 ) + ( (temp31)96 ||
temp31..0 )

MAQ_SA.W.QHLL
    temp31..0 ← multiplyQ15Q15( ac, GPR[rs]63..48, GPR[rt]63..48 )
    temp31..0 ← sat32AccumulateQ31( ac, temp31..0 )
    ( HI[ac]63..0 || LO[ac]63..0 ) ← ( (temp31)96 || temp31..0 )

function multiplyQ15Q15( acc1..0, a15..0, b15..0 )
    if ( ( a15..0 = 0x8000 ) and ( b15..0 = 0x8000 ) ) then
        temp31..0 ← 0x7FFFFFFF

```

```

        DSPControl_ouflag:16+acc ← 1
    else
        temp31..0 ← ( a * b ) << 1
    endif
    return temp31..0
endfunction multiplyQ15Q15

function sat32AccumulateQ31( acc1..0, a31..0 )
    signA ← a31
    temp127..0 ← HI[acc]63..0 || LO[acc]63..0
    temp127..0 ← temp + ( (signA)96 || a31..0 )
    if ( temp32 ≠ temp31 ) then
        if ( temp32 = 0 ) then
            temp31..0 ← 0x80000000
        else
            temp31..0 ← 0x7FFFFFFF
        endif
        DSPControl_ouflag:16+acc ← 1
    endif
    return temp31..0
endfunction sat32AccumulateQ31

```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

The MAQ_SA version of the instruction is useful for compliance with some ITU speech processing codecs that require a 32-bit saturation after every multiply-accumulate operation.

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	rs	rt	0 000	ac	MAQ_S.W.QHLR 10101	DPAQ.W.QH 110100							
SPECIAL3 011111	rs	rt	0 000	ac	MAQ_SA.W.QHLR 10001	DPAQ.W.QH 110100							
6	5	5	3	2	5	6							

Format: MAQ_S[A].W.QHLR
MAQ_S.W.QHLR ac, rs, rt
MAQ_SA.W.QHLR ac, rs, rt

MIPS64DSP
MIPS64DSP

Purpose: Multiply with Accumulate Single Vector Fractional Halfword Element

To multiply one pair of elements from two vectors of fractional halfword values using full-sized intermediate products and accumulate the result into the specified 128-bit accumulator, with optional saturating accumulation.

Description: $ac \leftarrow \text{sat32}(ac + \text{sat32}(rs_{47..32} * rt_{47..32}))$

The two Q15 fractional halfword values from the left-middle elements of each of the registers *rt* and *rs* are multiplied together and the product left-shifted by one bit position to generate a Q31 fractional format intermediate result. If both multiplicands are equal to -1.0 in Q15 fractional format (0x8000 hexadecimal), the intermediate result is saturated to the maximum positive Q31 fractional value (0x7FFFFFFF hexadecimal). The intermediate result is then sign-extended and accumulated into accumulator *ac* to generate a 128-bit Q96.31 fractional format result.

In the saturating accumulation variant of this instruction, if the accumulation of the intermediate product with the accumulator results in a value that cannot be represented as a Q31 fractional format value, the accumulator is saturated to either the maximum positive Q31 fractional format value (0x7FFFFFFF hexadecimal) or the maximum negative Q31 fractional format value (0x80000000), sign-extended to 128 bits.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original *HI/LO* register pair of the MIPS64 architecture.

If overflow or saturation occurs, a 1 is written to one of bits 16 through 19 of the *DSPControl* register, within the *ouflag* field. The value of *ac* determines which of these bits is set: bit 16 corresponds to *ac0*, bit 17 to *ac1*, bit 18 to *ac2*, and bit 19 to *ac3*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

MAQ_S.W.QHLR
    temp31..0 ← multiplyQ15Q15( ac, GPR[rs]47..32, GPR[rt]47..32 )
    ( HI[ac]63..0 || LO[ac]63..0 ) ← ( HI[ac]63..0 || LO[ac]63..0 ) + sign_extend(
temp31..0 )

MAQ_SA.W.QHLR
    temp31..0 ← multiplyQ15Q15( ac, GPR[rs]47..32, GPR[rt]47..32 )
    temp31..0 ← sat32AccumulateQ31( ac, temp31..0 )
    ( HI[ac]63..0 || LO[ac]63..0 ) ← sign_extend( temp31..0 )

```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

The MAQ_SA variant of the instruction is useful for compliance with some ITU speech processing codecs that require a 32-bit saturation after every multiply-accumulate operation.

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	rs	rt	0 000	ac	MAQ_S.W.QHRL 10110	DPAQ.W.QH 110100							
SPECIAL3 011111	rs	rt	0 000	ac	MAQ_SA.W.QHRL 10010	DPAQ.W.QH 110100							
6	5	5	3	2	5	6							

Format: MAQ_S[A].W.QHRL
MAQ_S.W.QHRL ac, rs, rt
MAQ_SA.W.QHRL ac, rs, rt

MIPS64DSP
MIPS64DSP

Purpose: Multiply with Accumulate Single Vector Fractional Halfword Element

To multiply one pair of elements from two vectors of fractional halfword values using full-sized intermediate products and accumulate the result into the specified 128-bit accumulator, with optional saturating accumulation.

Description: $ac \leftarrow \text{sat32}(ac + \text{sat32}(rs_{31..16} * rt_{31..16}))$

The two Q15 fractional halfword values from the right-middle elements in each of the registers *rt* and *rs* are multiplied together and the product left-shifted by one bit position to generate a Q31 fractional format intermediate result. If both multiplicands are equal to -1.0 in Q15 fractional format (0x8000 hexadecimal), the intermediate result is saturated to the maximum positive Q31 fractional value (0x7FFFFFFF hexadecimal). The intermediate result is then sign-extended and accumulated into accumulator *ac* to generate a 64-bit Q96.31 fractional format result.

In the saturating accumulation variant of this instruction, if the accumulation of the intermediate product with the accumulator results in a value that cannot be represented as a Q31 fractional format value, the accumulator is saturated to either the maximum positive Q31 fractional format value (0x7FFFFFFF hexadecimal) or the maximum negative Q31 fractional format value (0x80000000), sign-extended to 128 bits.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original *HI/LO* register pair of the MIPS64 architecture.

If overflow or saturation occurs, a 1 is written to one of bits 16 through 19 of the *DSPControl* register, within the *ouflag* field. The value of *ac* determines which of these bits is set: bit 16 corresponds to *ac0*, bit 17 to *ac1*, bit 18 to *ac2*, and bit 19 to *ac3*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
MAQ_S.W.QHRL
    temp31..0 ← multiplyQ15Q15( ac, GPR[rs]31..16, GPR[rt]31..16 )
    ( HI[ac]63..0 || LO[ac]63..0 ) ← ( HI[ac]63..0 || LO[ac]63..0 ) + ( (temp31)96 ||
temp31..0 )

MAQ_SA.W.QHRL
    temp31..0 ← multiplyQ15Q15( ac, GPR[rs]31..16, GPR[rt]31..16 )
    temp31..0 ← sat32AccumulateQ31( ac, temp31..0 )
    ( HI[ac]63..0 || LO[ac]63..0 ) ← ( (temp31)96 || temp31..0 )
```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

The MAQ_SA variant of the instruction is useful for compliance with some ITU speech processing codecs that require a 32-bit saturation after every multiply-accumulate operation.

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	rs		rt		0 000	ac	MAQ_S.W.QHRR 10111				DPAQ.W.QH 110100		
SPECIAL3 011111	rs		rt		0 000	ac	MAQ_SA.W.QHRR 10011				DPAQ.W.QH 110100		
6	5		5		3	2	5				6		

Format: MAQ_S[A].W.QHRR
 MAQ_S.W.QHRR ac, rs, rt
 MAQ_SA.W.QHRR ac, rs, rt

MIPS64DSP
 MIPS64DSP

Purpose: Multiply with Accumulate Single Vector Fractional Halfword Element

To multiply one pair of elements from two vectors of fractional halfword values using full-sized intermediate products and accumulate the result into the specified 128-bit accumulator, with optional saturating accumulation.

Description: $ac \leftarrow \text{sat32}(ac + \text{sat32}(rs_{15..0} * rt_{15..0}))$

The two Q15 fractional halfword values from the right-most elements of each of the registers *rt* and *rs* are multiplied together and the product left-shifted by one bit position to generate a Q31 fractional format intermediate result. If both multiplicands are equal to -1.0 in Q15 fractional format (0x8000 hexadecimal), the intermediate result is saturated to the maximum positive Q31 fractional value (0x7FFFFFFF hexadecimal). The intermediate result is then sign-extended and accumulated into accumulator *ac* to generate a 128-bit Q96.31 fractional format result.

In the saturating accumulation variant of this instruction, if the accumulation of the intermediate product with the accumulator results in a value that cannot be represented as a Q31 fractional format value, the accumulator is saturated to either the maximum positive Q31 fractional format value (0x7FFFFFFF hexadecimal) or the maximum negative Q31 fractional format value (0x80000000), sign-extended to 128 bits.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original *HI/LO* register pair of the MIPS64 architecture.

If overflow or saturation occurs, a 1 is written to one of bits 16 through 19 of the *DSPControl* register, within the *ouflag* field. The value of *ac* determines which of these bits is set: bit 16 corresponds to *ac0*, bit 17 to *ac1*, bit 18 to *ac2*, and bit 19 to *ac3*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
MAQ_S.W.QHRR
    temp31..0 ← multiplyQ15Q15( ac, GPR[rs]15..0, GPR[rt]15..0 )
    ( HI[ac]63..0 || LO[ac]63..0 ) ← ( HI[ac]63..0 || LO[ac]63..0 ) + ( (temp31)96 ||
    temp31..0 )

MAQ_SA.W.QHRR
    temp31..0 ← multiplyQ15Q15( ac, GPR[rs]15..0, GPR[rt]15..0 )
    temp31..0 ← sat32AccumulateQ31( ac, temp31..0 )
    ( HI[ac]63..0 || LO[ac]63..0 ) ← ( (temp31)96 || temp31..0 )
```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

The MAQ_SA version of the instruction is useful for compliance with some ITU speech processing codecs that require a 32-bit saturation after every multiply-accumulate operation.

31	26	25	21	20	16	15	11	10	6	5
SPECIAL 000000			0 000	ac	0 00000	rd		0 00000	MFHI 010000	
6			3	2	5	5		5	6	

Format: MFHI rd, ac

MIPS32, MIPS DSP

Purpose: Move from HI register

To copy the special purpose *HI* register to a GPR.

Description: $rd \leftarrow \text{sign_extend}(HI[ac]_{31..0})$

The 32 least-significant bits of the *HI* part of accumulator *ac* are sign-extended to 64 bits and copied to the general-purpose register *rd*. The *HI* part of the accumulator is defined to be bits 64 through 127 of the DSP ASE accumulator register.

The value of *ac* can range from 0 to 3. When *ac*=0, this refers to the original *HI/LO* register pair of the MIPS64 architecture.

Restrictions:

No data-dependent exceptions are possible.


The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

$$GPR[rd]_{63..0} \leftarrow (HI[ac]_{31})^{32} \parallel HI[ac]_{31..0}$$

Exceptions:

Reserved Instruction, DSP Disabled



Format: MFLO rd, ac

MIPS32, MIPS DSP

Purpose: Move from LO register

To copy the special purpose *LO* register to a GPR.

Description: $rd \leftarrow \text{sign_extend}(LO[ac]_{31..0})$

The 32 least-significant bits of the *LO* part of accumulator *ac* are sign-extended to 64 bits and copied to the general-purpose register *rd*. The *LO* part of the accumulator is defined to be bits 0 through 63 of the DSP ASE accumulator register.

The value of *ac* can range from 0 to 3. When *ac*=0, this refers to the original *H/LO* register pair of the MIPS64 architecture.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

$$GPR[rd]_{63..0} \leftarrow (LO[ac]_{31})^{32} \parallel LO[ac]_{31..0}$$

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111						rs			rt		
						rd			MODSUB 10010		
									ADDU.QB 010000		
6						5			5		

Format: MODSUB rd, rs, rt

MIPSDSP

Purpose: Modular Subtraction on an Index Value

Do a modular subtraction on a specified index value, using the specified decrement and modular roll-around values.

Description: $rd \leftarrow (GPR[rs] == 0 ? \text{zero_extend}(GPR[rt]_{23..8}) : GPR[rs] - GPR[rt]_{7..0})$

The right-most 32-bit value in register *rs* is compared to the value zero. If it is zero, then the index value has reached the bottom of the buffer and must be rolled back around to the top of the buffer. The index value of the top element of the buffer is obtained from bits 8 through 23 in register *rt*; this value is zero-extended to 64 bits and written to destination register *rd*.

If the value of register *rs* is not zero, then it is simply decremented by the size of the elements in the buffer. The size of the elements, in bytes, is specified by bits 0 through 7 of register *rt*, interpreted as an unsigned integer.

This instruction does not modify the *ouflag* field in the *DSPControl* register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

decr7..0 ← GPR[rt]7..0
lastindex15..0 ← GPR[rt]23..8
if ( GPR[rs]31..0 = 0x00000000 ) then
    GPR[rd]63..0 ← 0(GPRLEN-16) || lastindex15..0
else
    GPR[rd]63..0 ← GPR[rs]63..0 - decr7..0
endif

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL2 011100		rs		rt		0 000		ac		0 00000		MSUB 000100	
6		5		5		3		2		5		6	

Format: MSUB ac, rs, rt

MIPS32, MIPS DSP

Purpose: Multiply Word and Subtract from Accumulator

To multiply two 32-bit integer words and subtract the 64-bit result from the specified accumulator.

Description: $(HI[ac] || LO[ac]) \leftarrow (HI[ac] || LO[ac]) - (rs_{31..0} * rt_{31..0})$

The 32-bit signed integer word in register *rs* is multiplied by the corresponding 32-bit signed integer word in register *rt* to produce a 64-bit result. The 64-bit product is subtracted from the specified 64-bit accumulator.

These special registers *HI* and *LO* are specified by the value of *ac*. When *ac*=0, this refers to the original *HI/LO* register pair of the MIPS64 architecture.

No arithmetic exception occurs under any circumstances.

Restrictions:

If registers *rs* or *rt* do not contain sign-extended 32-bit values (i.e., bits 31 through 63 are equal), then the results of the operation are **UNPREDICTABLE**.

This instruction does not provide the capability of writing directly to a target GPR.

Operation:

```

if NotWordValue(GPR[rs]) or NotWordValue(GPR[rt]) then
    UNPREDICTABLE
endif
temp63..0 ← GPR[rs]31..0 * GPR[rt]31..0
acc63..0 ← ( HI[ac]31..0 || LO[ac]31..0 ) - temp63..0
( HI[ac]63..0 || LO[ac]63..0 ) ← (acc63)32 || acc63..32 || (acc31)32 || acc31..0

```

Exceptions:

None

Programming Notes:

Where the size of the operands are known, software should place the shorter operand in register *rt*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL2 011100		rs		rt		0 000		ac		0 00000		MSUBU 000101	
6		5		5		3		2		5		6	

Format: MSUBU *ac*, *rs*, *rt*

MIPS32, MIPS DSP

Purpose: Multiply Unsigned Word and Add to Accumulator

To multiply two 32-bit unsigned integer words and subtract the 64-bit result from the specified accumulator.

Description: $(HI[ac] || LO[ac]) \leftarrow (HI[ac] || LO[ac]) - (rs_{31..0} * rt_{31..0})$

The 32-bit unsigned integer word in register *rs* is multiplied by the corresponding 32-bit unsigned integer word in register *rt* to produce a 64-bit result. The 64-bit product is subtracted from the specified 64-bit accumulator.

These special registers *HI* and *LO* are specified by the value of *ac*. When *ac*=0, this refers to the original *HI/LO* register pair of the MIPS64 architecture.

No arithmetic exception occurs under any circumstances.

Restrictions:

If registers *rs* or *rt* do not contain sign-extended 32-bit values (i.e., bits 31 through 63 are equal), then the results of the operation are **UNPREDICTABLE**.

This instruction does not provide the capability of writing directly to a target GPR.

Operation:

```

if NotWordValue(GPR[rs]) or NotWordValue(GPR[rt]) then
    UNPREDICTABLE
endif
temp64..0 ← ( 0 || GPR[rs]31..0 ) * ( 0 || GPR[rt]31..0 )
acc63..0 ← ( HI[ac]31..0 || LO[ac]31..0 ) - temp63..0
( HI[ac]63..0 || LO[ac]63..0 ) ← (acc63)32 || acc63..32 || (acc31)32 || acc31..0


```

Exceptions:

None

Programming Notes:

Where the size of the operands are known, software should place the shorter operand in register *rt*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.



Format: MTHI rs, ac

MIPS32, MIPS DSP

Purpose: Move to HI register

To copy a GPR to the special purpose *HI* part of the specified accumulator register.

Description: $HI[ac] \leftarrow \text{sign_extend}(GPR[rs]_{31..0})$

The 32 least-significant bits of source register *rs* are sign-extended to 64 bits and copied to the *HI* part of accumulator *ac*. The *HI* part of the accumulator is defined to be bits 64 to 127 of the DSP ASE accumulator register.

The value of *ac* can range from 0 to 3. When *ac*=0, this refers to the original *HI/LO* register pair of the MIPS64 architecture.

Restrictions:

A computed result written to the *HI/LO* pair by DIV, DIVU, DDIV, DDIVU, DMULT, DMULTU, MULT, or MULTU must be read by MFHI or MFLO before a new result can be written into either HI or LO. Note that this restriction only applies to the original *HI/LO* accumulator pair, and does not apply to the new accumulators, *ac1*, *ac2*, and *ac3*.

If an MTHI instruction is executed following one of these arithmetic instructions, but before an MFLO or MFHI instruction, the contents of *LO* are **UNPREDICTABLE**. The following example shows this illegal situation:

```
MULT r2,r4 # start operation that will eventually write to HI,LO
...       # code not containing mfhi or mflo
MTHI r6
...       # code not containing mflo
MFLO r3   # this mflo would get an UNPREDICTABLE value
```

Operation:

$$HI[ac] \leftarrow (GPR[rs]_{31})^{32} \parallel GPR[rs]_{31..0}$$

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	13	12	11	10	6	5	0
SPECIAL3 011111	rs		0 00000000		ac	MTHLIP 11111		EXTR.W 111000			
6	5		8		2	5		6			

Format: MTHLIP rs, ac**MIPSDSP****Purpose:** Copy LO to HI and a GPR to LO and Increment Pos by 32

Copy the LO part of an accumulator to the HI part, copy a GPR to LO, and increment the pos field in the *DSPControl* register by 32.

Description: $ac \leftarrow \text{sign_extend}(\text{LO}[ac]_{31..0}) \mid \mid \text{sign_extend}(\text{GPR}[rs]_{31..0})$; $\text{DSPControl}_{\text{pos}:6..0} += 32$

The 32 least-significant bits of the specified accumulator are sign-extended to 64 bits and copied to the most-significant 64 bits of the same accumulator. Then the 32 least-significant bits of register *rs* are sign-extended to 64 bits and copied to the least-significant 64 bits of the accumulator. The instruction then increments the value of bits 0 through 6 of the *DSPControl* register (the *pos* field) by 32.

The result of this instruction is **UNPREDICTABLE** if the value of the *pos* field before the execution of the instruction is greater than 32.

The value of *ac* can range from 0 to 3. When *ac*=0, this refers to the original *HI/LO* register pair of the MIPS64 architecture.

Restrictions:

No data-dependent exceptions are possible.


The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempA63..0 ← ( (GPR[rs]31)32 || GPR[rs]31..0 )
tempB63..0 ← ( (LO[ac]31)32 || LO[ac]31..0 )
( HI[ac]63..0 || LO[ac]63..0 ) ← tempB63..0 || tempA63..0
oldpos6..0 ← DSPControlpos:6..0
if ( oldpos6..0 > 32 ) then
    DSPControlpos:6..0 ← UNPREDICTABLE
else
    DSPControlpos:6..0 ← oldpos6..0 + 32
endif
```

Exceptions:

Reserved Instruction, DSP Disabled



Format: MTLO rs, ac

MIPS32 , MIPS DSP

Purpose: Move to LO register

To copy a GPR to the special purpose *LO* part of the specified accumulator register.

Description: $LO[ac] \leftarrow \text{sign_extend}(GPR[rs]_{31..0})$

The 32 least-significant bits of source register *rs* are sign-extended to 64 bits and copied to the *LO* part of accumulator *ac*. The *LO* part of the accumulator is defined to be bits 0 to 63 of the DSP ASE accumulator register.

The value of *ac* can range from 0 to 3. When *ac*=0, this refers to the original *HI/LO* register pair of the MIPS64 architecture.

Restrictions:

A computed result written to the *HI/LO* pair by DIV, DIVU, DDIV, DDIVU, DMULT, DMULTU, MULT, or MULTU must be read by MFHI or MFLO before a new result can be written into either HI or LO. Note that this restriction only applies to the original *HI/LO* accumulator pair, and does not apply to the new accumulators, *ac1*, *ac2*, and *ac3*.

If an MTHI instruction is executed following one of these arithmetic instructions, but before an MFLO or MFHI instruction, the contents of *LO* are **UNPREDICTABLE**. The following example shows this illegal situation:

```
MULT r2,r4 # start operation that will eventually write to HI,LO
...       # code not containing mfhi or mflo
MTHI r6
...       # code not containing mflo
MFLO r3   # this mflo would get an UNPREDICTABLE value
```

Operation:

$$LO[ac]_{63..0} \leftarrow (GPR[rs]_{31})^{32} \parallel GPR[rs]_{31..0}$$

Exceptions:

Reserved Instruction, DSP Disabled

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL3 011111	rs	rt	rd	MUL.PH 01100	ADDUH.QB 011000	
SPECIAL3 011111	rs	rt	rd	MUL_S.PH 01110	ADDUH.QB 011000	
6	5	5	5	5	6	

Format: MUL[_S].PH
MUL.PH rd, rs, rt
MUL_S.PH rd, rs, rt

MIPSDSP-R2
MIPSDSP-R2

Purpose: Multiply Vector Integer HalfWords to Same Size Products

Multiply two vector halfword values.

Description: $rd \leftarrow (rs_{31..16} * rt_{31..16}) \parallel (rs_{15..0} * rt_{15..0})$

Each of the two integer halfword elements in register *rs* is multiplied by the corresponding integer halfword element in register *rt* to create a 32-bit signed integer intermediate result.

In the non-saturation version of the instruction, the 16 least-significant bits of each 32-bit intermediate result are written to the corresponding vector element in destination register *rd*.

In the saturating version of the instruction, intermediate results that cannot be represented in 16 bits are clipped to either the maximum positive 16-bit value (0x7FFF hexadecimal) or the minimum negative 16-bit value (0x8000 hexadecimal), depending on the sign of the intermediate result. The saturated results are then written to the destination register.

To stay compliant with the base architecture, this instruction leaves the base *HI/LO* pair (accumulator *ac0*) **UNPREDICTABLE** after the operation completes. The other DSP ASE accumulators, *ac1*, *ac2*, and *ac3*, are unchanged.

In the saturating instruction variant, if either multiplication results in an overflow or underflow, the instruction writes a 1 to bit 21 in the *ouflag* field in the *DSPControl* register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

MUL.PH
    tempB31..0 ← MultiplyI16I16( GPR[rs]31..16, GPR[rt]31..16 )
    tempA31..0 ← MultiplyI16I16( GPR[rs]15..0, GPR[rt]15..0 )
    GPR[rd]..0 ← tempB15..0 || tempA15..0
    HI..0 ← UNPREDICTABLE
    LO..0 ← UNPREDICTABLE

MUL_S.PH
    tempB31..0 ← sat16MultiplyI16I16( GPR[rs]31..16, GPR[rt]31..16 )
    tempA31..0 ← sat16MultiplyI16I16( GPR[rs]15..0, GPR[rt]15..0 )
    GPR[rd]..0 ← tempB15..0 || tempA15..0
    HI..0 ← UNPREDICTABLE
    LO..0 ← UNPREDICTABLE

function MultiplyI16I16( a15..0, b15..0 )

```

```

    temp31..0 ← a15..0 * b15..0
    if ( temp31..0 > 0x7FFF ) or ( temp31..0 < 0xFFFF8000 ) then
        DSPControl_ouflag:21 ← 1
    endif
    return temp15..0
endfunction MultiplyI16I16

function satMultiplyI16I16( a15..0, b15..0 )
    temp31..0 ← a15..0 * b15..0
    if ( temp31..0 > 0x7FFF ) then
        temp31..0 ← 0x00007FFF
        DSPControl_ouflag:21 ← 1
    else
        if ( temp31..0 < 0xFFFF8000 ) then
            temp31..0 ← 0xFFFF8000
            DSPControl_ouflag:21 ← 1
        endif
    endif
    return temp15..0
endfunction satMultiplyI16I16

```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

The base MIPS64 architecture states that upon the after a GPR-targeting multiply instruction such as MUL, the contents of *HI* and *LO* are **UNPREDICTABLE**. To stay compliant with the base architecture, this multiply instruction states the same requirement. But this requirement does not apply to the new accumulators *ac1-ac3* and hence a programmer must save the value in *ac0* (which is the same as *HI* and *LO*) across a GPR-targeting multiply instruction, it needed, while the values in *ac1-ac3* do not need to be saved.

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111	rs	rt	rd		MULEQ_S.PW.QHL 11100		ADDU.OB 010100				
6	5	5	5		5		6				

Format: MULEQ_S.PW.QHL rd, rs, rt

MIPS64DSP

Purpose: Multiply Vector Fractional Left Halfwords to Expanded Width Products

Multiply two Q15 fractional halfword values to produce two Q31 fractional word results, with saturation.

Description: $rd \leftarrow \text{sat32}(rs_{63..48} * rt_{63..48}) \parallel \text{sat32}(rs_{47..32} * rt_{47..32})$

The two left-most Q15 fractional halfword values from source register *rs* are multiplied by the corresponding Q15 fractional halfword values from source register *rt*. The two results are each left-shifted one bit position and written into the destination register *rd*. For each result, if both input values are -1.0 in Q15 format (0x8000 in hexadecimal) the result is clamped to the maximum positive Q31 fractional value (0x7FFFFFFF in hexadecimal).

To stay compliant with the base architecture, this instruction leaves the base *HI/LO* pair (accumulator *ac0*) **UNPREDICTABLE** after the operation completes. The other DSP ASE accumulators, *ac1*, *ac2*, and *ac3* are unmodified.

If either result is saturated, this instruction writes bit 21 in the *DSPControl* register within the *ouflag* field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempB31..0 ← multiplyQ15Q15( GPR[rs]63..48, GPR[rt]63..48 )
tempA31..0 ← multiplyQ15Q15( GPR[rs]47..32, GPR[rt]47..32 )
GPR[rd]63..0 ← tempB31..0 || tempA31..0
HI[0]63..0 ← UNPREDICTABLE
LO[0]63..0 ← UNPREDICTABLE
```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

The base MIPS64 architecture states that after a GPR-targeting multiply instruction such as MUL, the contents of registers *HI* and *LO* are **UNPREDICTABLE**. To maintain compliance with the base architecture this multiply instruction, MULEQ_S.PW.QHL, has the same requirement. Software must save and restore the *ac0* register if the previous value in the *ac0* register is needed following the MULEQ_S.PW.QHL instruction.

Note that the requirement on *HI* and *LO* does not apply to the new accumulator registers *ac1*, *ac2*, and *ac3*; as a result the values in these accumulators need not be saved.

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL3 011111	rs	rt	rd	MULEQ_S.PW.QHR 11101	ADDU.OB 010100	
6	5	5	5	5	6	

Format: MULEQ_S.PW.QHR rd, rs, rt

MIPS64DSP

Purpose: Multiply Vector Fractional Right Halfwords to Expanded Width Products

Multiply two Q15 fractional halfword values to produce two Q31 fractional word results, with saturation.

Description: $rd \leftarrow \text{sat32}(rs_{31..16} * rt_{31..16}) \parallel \text{sat32}(rs_{15..0} * rt_{15..0})$

The two right-most Q15 fractional halfword values from register *rs* are multiplied by the corresponding Q15 fractional halfword values from register *rt*. The two results are each left-shifted one bit position and written into the destination register *rd*. For each result, if both input values are -1.0 in Q15 format (0x8000 in hexadecimal) the result is clamped to the maximum positive Q31 fractional value (0x7FFFFFFF in hexadecimal).

To stay compliant with the base architecture, this instruction leaves the base *HI/LO* pair (accumulator *ac0*) **UNPREDICTABLE** after the operation completes. The other DSP ASE accumulators, *ac1*, *ac2*, and *ac3* are unmodified.

If either result is saturated, this instruction writes bit 21 in the *DSPControl* register within the *ouflag* field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

tempB31..0 ← multiplyQ15Q15( GPR[rs]31..16, GPR[rt]31..16 )
tempA31..0 ← multiplyQ15Q15( GPR[rs]15..0, GPR[rt]15..0 )
GPR[rd]63..0 ← tempB31..0 || tempA31..0
HI[0]63..0 ← UNPREDICTABLE
LO[0]63..0 ← UNPREDICTABLE

function multiplyQ15Q15( a15..0, b15..0 )
    if ( (a15..0 = 0x8000) and (b15..0 = 0x8000) ) then
        temp31..0 ← 0x7FFFFFFF
        DSPControlouflag:21 ← 1
    else
        temp31..0 ← ( a15..0 * b15..0 ) << 1
    endif
    return temp31..0
endfunction multiplyQ15Q15

```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

The base MIPS64 architecture states that after a GPR-targeting multiply instruction such as MUL, the contents of registers *HI* and *LO* are **UNPREDICTABLE**. To maintain compliance with the base architecture this multiply instruction, MULEQ_S.PW.QHR, has the same requirement. Software must save and restore the *ac0* register if the previous value in the *ac0* register is needed following the MULEQ_S.PW.QHR instruction.

Note that the requirement on *HI* and *LO* does not apply to the new accumulator registers *ac1*, *ac2*, and *ac3*; as a result

the values in these accumulators need not be saved.

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111	rs	rt	rd	MULEQ_S.W.PHL 11100	ADDU.QB 010000						
6	5	5	5	5	6						

Format: MULEQ_S.W.PHL rd, rs, rt

MIPSDSP

Purpose: Multiply Vector Fractional Left Halfwords to Expanded Width Products

Multiply two Q15 fractional halfword values to produce a Q31 fractional word result, with saturation.

Description: $rd \leftarrow \text{sign_extend}(\text{sat32}(rs_{31..16} * rt_{31..16}))$

The left-most Q15 fractional halfword value from the right-most paired halfword vector in register *rs* is multiplied by the corresponding Q15 fractional halfword value from register *rt*. The result is left-shifted one bit position to create a Q31 format result, sign-extended to 64 bits, and written into the destination register *rd*. If both input values are -1.0 in Q15 format (0x8000 in hexadecimal) the result is clamped to the maximum positive Q31 fractional value (0x7FFFFFFF in hexadecimal) before being sign-extended and written to the destination register.

To stay compliant with the base architecture, this instruction leaves the base *HI/LO* pair (accumulator *ac0*) **UNPREDICTABLE** after the operation completes. The other DSP ASE accumulators, *ac1*, *ac2*, and *ac3* are unmodified.

If the result is saturated, this instruction writes a 1 to bit 21 in the *ouflag* field of the *DSPControl* register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

temp31..0 ← multiplyQ15Q15ouflag21( GPR[rs]31..16, GPR[rt]31..16 )
GPR[rd]63..0 ← (temp31)32 || temp31..0
HI[0]63..0 ← UNPREDICTABLE
LO[0]63..0 ← UNPREDICTABLE

function multiplyQ15Q15ouflag21( a15..0, b15..0 )
    if ( a15..0 = 0x8000 ) and ( b15..0 = 0x8000 ) then
        temp31..0 ← 0x7FFFFFFF
        DSPControlouflag21 ← 1
    else
        temp31..0 ← ( a15..0 * b15..0 ) << 1
    endif
    return temp31..0
endfunction multiplyQ15Q15ouflag21

```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

The base MIPS64 architecture states that after a GPR-targeting multiply instruction such as MUL, the contents of registers *HI* and *LO* are **UNPREDICTABLE**. To maintain compliance with the base architecture this multiply instruction, MULEQ_S.W.PHL, has the same requirement. Software must save and restore the *ac0* register if the previous value in the *ac0* register is needed following the MULEQ_S.W.PHL instruction.

Note that the requirement on *HI* and *LO* does not apply to the new accumulator registers *ac1*, *ac2*, and *ac3*; as a result

the values in these accumulators need not be saved.

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL3 011111	rs	rt	rd	MULEQ_S.W.PHR 11101	ADDU.QB 010000	
6	5	5	5	5	6	

Format: MULEQ_S.W.PHR rd, rs, rt

MIPSDSP

Purpose: Multiply Vector Fractional Right Halfwords to Expanded Width Products

Multiply two Q15 fractional halfword values to produce a Q31 fractional word result, with saturation.

Description: $rd \leftarrow \text{sign_extend}(\text{sat32}(rs_{15..0} * rt_{15..0}))$

The right-most Q15 fractional halfword value from register *rs* is multiplied by the corresponding Q15 fractional halfword value from register *rt*. The result is left-shifted one bit position to create a Q31 format result, sign-extended to 64 bits, and written into the destination register *rd*. If both input values are -1.0 in Q15 format (0x8000 in hexadecimal) the result is clamped to the maximum positive Q31 fractional value (0x7FFFFFFF in hexadecimal) before being sign-extended and written to the destination register.

To stay compliant with the base architecture, this instruction leaves the base *HI/LO* pair (accumulator *ac0*) **UNPREDICTABLE** after the operation completes. The other DSP ASE accumulators, *ac1*, *ac2*, and *ac3* are unmodified.

If the result is saturated, this instruction writes a 1 to bit 21 in the *ouflag* field of the *DSPControl* register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
temp31..0 ← multiplyQ15Q15ouflag21( GPR[rs]15..0, GPR[rt]15..0 )
GPR[rd]63..0 ← (temp31)32 || temp31..0
HI[0]63..0 ← UNPREDICTABLE
LO[0]63..0 ← UNPREDICTABLE

function multiplyQ15Q15ouflag21( a15..0, b15..0 )
    if ( a15..0 = 0x8000 ) and ( b15..0 = 0x8000 ) then
        temp31..0 ← 0x7FFFFFFF
        DSPControlouflag21 ← 1
    else
        temp31..0 ← ( a15..0 * b15..0 ) << 1
    endif
    return temp31..0
endfunction multiplyQ15Q15ouflag21
```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

The base MIPS64 architecture states that after a GPR-targeting multiply instruction such as MUL, the contents of registers *HI* and *LO* are **UNPREDICTABLE**. To maintain compliance with the base architecture this multiply instruction, MULEQ_S.W.PHR, has the same requirement. Software must save and restore the *ac0* register if the previous value in the *ac0* register is needed following the MULEQ_S.W.PHR instruction.

Note that the requirement on *HI* and *LO* does not apply to the new accumulator registers *ac1*, *ac2*, and *ac3*; as a result the values in these accumulators need not be saved.

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111	rs		rt		rd		MULEU_S.PH.QBL 00110		ADDU.QB 010000		
6	5		5		5		5		6		

Format: MULEU_S.PH.QBL rd, rs, rt

MIPSDSP

Purpose: Multiply Unsigned Vector Left Bytes by Halfwords to Halfword Products

Multiply two left-most unsigned byte vector elements in a four-element byte vector by two unsigned halfword vector elements to produce two unsigned halfword results, with saturation.

Description: $rd \leftarrow \text{sign_extend}(\text{sat16}(rs_{31..24} * rt_{31..16}) \parallel \text{sat16}(rs_{23..16} * rt_{15..0}))$

The two left-most unsigned byte elements in the right-most four-element byte vector in register *rs* are multiplied as unsigned integer values with the four corresponding unsigned halfword elements from register *rt*. The eight most-significant bits of each 24-bit result are discarded, and the remaining 16 least-significant bits are written to the corresponding elements in halfword vector register *rd*. The instruction saturates the result to the maximum positive value (0xFFFF hexadecimal) if any of the discarded bits from each intermediate result are non-zero.

The sign of the left-most result is extended into the 32 most-significant bits of the destination register.

To stay compliant with the base architecture, this instruction leaves the base *HI/LO* pair (accumulator *ac0*) **UNPREDICTABLE** after the operation completes. The other DSP ASE accumulators, *ac1*, *ac2*, and *ac3* are unmodified.

If either result is saturated this instruction writes a 1 to bit 21 in the *DSPControl* register in the *ouflag* field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

tempB15..0 ← multiplyU8U16( GPR[rs]31..24, GPR[rt]31..16 )
tempA15..0 ← multiplyU8U16( GPR[rs]23..16, GPR[rt]15..0 )
GPR[rd]63..0 ← (tempB15)32 || tempB15..0 || tempA15..0
HI[0]63..0 ← UNPREDICTABLE
LO[0]63..0 ← UNPREDICTABLE

function multiplyU8U16( a7..0, b15..0 )
    temp25..0 ← (0 || a) * (0 || b)
    if ( temp25..16 > 0x00 ) then
        temp25..0 ← 010 || 0xFFFF
        DSPControlouflag:21 ← 1
    endif
    return temp15..0
endfunction multiplyU8U16

```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

The base MIPS64 architecture states that after a GPR-targeting multiply instruction such as MUL, the contents of registers *HI* and *LO* are **UNPREDICTABLE**. To maintain compliance with the base architecture this multiply instruction, MULEU_S.PH.QBL, has the same requirement. Software must save and restore the *ac0* register if the

previous value in the *ac0* register is needed following the MULEU_S.PH.QBL instruction.

Note that the requirement on *HI* and *LO* does not apply to the new accumulator registers *ac1*, *ac2*, and *ac3*; as a result the values in these accumulators need not be saved.

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111	rs		rt		rd		MULEU_S.PH.QBR 00111		ADDU.QB 010000		
6	5		5		5		5		6		

Format: MULEU_S.PH.QBR rd, rs, rt

MIPSDSP

Purpose: Multiply Unsigned Vector Right Bytes with halfwords to Half Word Products

Element-wise multiplication of unsigned byte elements with corresponding unsigned halfword elements, with saturation.

Description: $rd \leftarrow \text{sign_extend}(\text{sat16}(rs_{15..8} * rt_{31..16}) \parallel \text{sat16}(rs_{7..0} * rt_{15..0}))$

The two right-most unsigned byte elements in the right-most-four-element byte vector in register *rs* are multiplied as unsigned integer values with the corresponding right-most 16-bit unsigned values from register *rt*. Each result is clipped to preserve the 16 least-significant bits and written back into the respective halfword element positions in the destination register *rd*. The instruction saturates the result to the maximum positive value (0xFFFF hexadecimal) if any of the clipped bits are non-zero.

The sign of the left-most result is extended into the 32 most-significant bits of the destination register.

To stay compliant with the base architecture, this instruction leaves the base *HI/LO* pair (accumulator *ac0*) **UNPREDICTABLE** after the operation completes. The other DSP ASE accumulators, *ac1*, *ac2*, and *ac3* must be unmodified.

This instruction writes a 1 to bit 21 in the *ouflag* field in the *DSPControl* register if either multiplication results in saturation.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempB15..0 ← multiplyU8U16( GPR[rs]15..8, GPR[rt]31..16 )
tempA15..0 ← multiplyU8U16( GPR[rs]7..0, GPR[rt]15..0 )
GPR[rd] ← (tempB15)32 || tempB15..0 || tempA15..0
HI[0]63..0 ← UNPREDICTABLE
LO[0]63..0 ← UNPREDICTABLE
```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

The base MIPS64 architecture states that after a GPR-targeting multiply instruction such as MUL, the contents of registers *HI* and *LO* are **UNPREDICTABLE**. To maintain compliance with the base architecture this multiply instruction, MULEU_S.QH.QBR, has the same requirement. Software must save and restore the *ac0* register if the previous value in the *ac0* register is needed following the MULEU_S.QH.QBR instruction.

Note that the requirement on *HI* and *LO* does not apply to the new accumulator registers *ac1*, *ac2*, and *ac3*; as a result the values in these accumulators need not be saved.

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL3 011111	rs	rt	rd	MULEU_S.QH.OBL 00110	ADDU.OB 010100	
6	5	5	5	5	6	

Format: MULEU_S.QH.OBL rd, rs, rt

MIPS64DSP

Purpose: Multiply Unsigned Vector Left Bytes by Halfwords to Halfword Products

Multiply four left-most unsigned byte vector elements by four unsigned halfword vector elements to produce four unsigned halfword results, with saturation.

Description: $rd \leftarrow \text{sat16}(rs_{63..56} * rt_{63..48}) \parallel \text{sat16}(rs_{55..48} * rt_{47..32}) \parallel \text{sat16}(rs_{47..40} * rt_{31..16}) \parallel \text{sat16}(rs_{39..32} * rt_{15..0})$

The four left-most unsigned byte elements from register *rs* are multiplied as unsigned integer values with the four unsigned halfword elements from register *rt*. The 8 most-significant bits of each 24-bit result are discarded, and the remaining 16 least-significant bits are written to the corresponding elements in halfword vector register *rd*. The instruction saturates the result to the maximum positive value (0xFFFF hexadecimal) if any of the discarded bits from each intermediate result are non-zero.

To stay compliant with the base architecture, this instruction leaves the base *HI/LO* pair (accumulator *ac0*) **UNPREDICTABLE** after the operation completes. The other DSP ASE accumulators, *ac1*, *ac2*, and *ac3* are unmodified.

If any result is saturated this instruction writes a 1 to bit 21 in the *DSPControl* register in the *ouflag* field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempD15..0 ← multiplyU8U16( GPR[rs]63..56, GPR[rt]63..48 )
tempC15..0 ← multiplyU8U16( GPR[rs]55..48, GPR[rt]47..32 )
tempB15..0 ← multiplyU8U16( GPR[rs]47..40, GPR[rt]31..16 )
tempA15..0 ← multiplyU8U16( GPR[rs]39..32, GPR[rt]15..0 )
GPR[rd]63..0 ← tempD15..0 || tempC15..0 || tempB15..0 || tempA15..0
HI[0]63..0 ← UNPREDICTABLE
LO[0]63..0 ← UNPREDICTABLE
```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

The base MIPS64 architecture states that after a GPR-targeting multiply instruction such as MUL, the contents of registers *HI* and *LO* are **UNPREDICTABLE**. To maintain compliance with the base architecture this multiply instruction, MULEU_S.QH.OBL, has the same requirement. Software must save and restore the *ac0* register if the previous value in the *ac0* register is needed following the MULEU_S.QH.OBL instruction.

Note that the requirement on *HI* and *LO* does not apply to the new accumulator registers *ac1*, *ac2*, and *ac3*; as a result the values in these accumulators need not be saved.

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111	rs		rt		rd		MULEU_S.QH.OBR 00111		ADDU.OB 010100		
6	5		5		5		5		6		

Format: MULEU_S.QH.OBR rd, rs, rt

MIPS64DSP

Purpose: Multiply Unsigned Vector Right Bytes by Halfwords to Halfword Products

Multiply four right-most unsigned byte vector elements by four unsigned halfword vector elements to produce four unsigned halfword results, with saturation.

Description: $rd \leftarrow \text{sat16}(rs_{31..24} * rt_{63..48}) \parallel \text{sat16}(rs_{23..16} * rt_{47..32}) \parallel \text{sat16}(rs_{15..8} * rt_{31..16}) \parallel \text{sat16}(rs_{7..0} * rt_{15..0})$

The four right-most unsigned byte elements in register *rs* are multiplied as unsigned integer values with the four unsigned halfword elements from register *rt*. The eight most-significant bits of each 24-bit result are discarded, and the remaining 16 least-significant bits are written to the corresponding elements in halfword vector register *rd*. The instruction saturates the result to the maximum positive value (0xFFFF hexadecimal) if any of the discarded bits from each intermediate result are non-zero.

To stay compliant with the base architecture, this instruction leaves the base *HI/LO* pair (accumulator *ac0*) **UNPREDICTABLE** after the operation completes. The other DSP ASE accumulators, *ac1*, *ac2*, and *ac3* are unmodified.

If any result is saturated this instruction writes a 1 to bit 21 in the *DSPControl* register in the *ouflag* field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

tempD15..0 ← multiplyU8U16( GPR[rs]31..24, GPR[rt]63..48 )
tempC15..0 ← multiplyU8U16( GPR[rs]23..16, GPR[rt]47..32 )
tempB15..0 ← multiplyU8U16( GPR[rs]15..8, GPR[rt]31..16 )
tempA15..0 ← multiplyU8U16( GPR[rs]7..0, GPR[rt]15..0 )
GPR[rd]63..0 ← tempD15..0 || tempC15..0 || tempB15..0 || tempA15..0
HI[0]63..0 ← UNPREDICTABLE
LO[0]63..0 ← UNPREDICTABLE

function multiplyU8U16( a7..0, b15..0 )
    temp25..0 ← (0 || a) * (0 || b)
    if ( temp25..16 > 0x00 ) then
        temp25..0 ← 010 || 0xFFFF
        DSPControlouflag:21 ← 1
    endif
    return temp15..0
endfunction multiplyU8U16

```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

The base MIPS64 architecture states that after a GPR-targeting multiply instruction such as MUL, the contents of

registers *HI* and *LO* are **UNPREDICTABLE**. To maintain compliance with the base architecture this multiply instruction, MULEU_S.QH.OBR, has the same requirement. Software must save and restore the *ac0* register if the previous value in the *ac0* register is needed following the MULEU_S.QH.OBR instruction.

Note that the requirement on *HI* and *LO* does not apply to the new accumulator registers *ac1*, *ac2*, and *ac3*; as a result the values in these accumulators need not be saved.

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL3 011111	rs	rt	rd	MULQ_RS.PH 11111	ADDU.QB 010000	
6	5	5	5	5	6	

Format: MULQ_RS.PH rd, rs, rt

MIPSDSP

Purpose: Multiply Vector Fractional Halfwords to Fractional Halfword Products

Multiply Q15 fractional halfword vector elements with rounding and saturation to produce two Q15 fractional halfword results.

Description: $rd \leftarrow \text{sign_extend}(\text{rndQ15}(rs_{31..16} * rt_{31..16}) \parallel \text{rndQ15}(rs_{15..0} * rt_{15..0}))$

The two right-most Q15 fractional halfword elements from register *rs* are separately multiplied by the corresponding Q15 fractional halfword elements from register *rt* to produce 32-bit intermediate results. Each intermediate result is left-shifted by one bit position to produce a Q31 fractional value, then rounded by adding 0x00008000 hexadecimal. The rounded intermediate result is then truncated to a Q15 fractional value and written to the corresponding position in destination register *rd*.

The sign of the left-most result is extended into the 32 most-significant bits of the destination register.

If the two input values to either multiplication are both -1.0 (0x8000 in hexadecimal), the final halfword result is saturated to the maximum positive Q15 value (0x7FFF in hexadecimal) and rounding and truncation are not performed.

To stay compliant with the base architecture, this instruction leaves the base *H/L0* pair (accumulator *ac0*) **UNPREDICTABLE** after the operation completes. The other DSP ASE accumulators, *ac1*, *ac2*, and *ac3* must be unmodified.

If either result is saturated this instruction writes a 1 to bit 21 in the *DSPControl* register in the *ouflag* field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

tempB15..0 ← rndQ15MultiplyQ15Q15( GPR[rs]31..16, GPR[rt]31..16 )
tempA15..0 ← rndQ15MultiplyQ15Q15( GPR[rs]15..0, GPR[rt]15..0 )
GPR[rd]63..0 ← (tempB15)32 || tempB15..0 || tempA15..0
HI[0]63..0 ← UNPREDICTABLE
LO[0]63..0 ← UNPREDICTABLE

function rndQ15MultiplyQ15Q15( a15..0, b15..0 )
  if ( a15..0 = 0x8000 ) and ( b15..0 = 0x8000 ) then
    temp31..0 ← 0x7FFF0000
    DSPControlouflag:21 ← 1
  else
    temp31..0 ← ( a15..0 * b15..0 ) << 1
    temp31..0 ← temp31..0 + 0x00008000
  endif
  return temp31..16
endfunction rndQ15MultiplyQ15Q15

```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

The base MIPS64 architecture states that after a GPR-targeting multiply instruction such as MUL, the contents of registers *HI* and *LO* are **UNPREDICTABLE**. To maintain compliance with the base architecture, this multiply instruction, MULQ_RS.PH, has the same requirement. Software must save and restore the *ac0* register if the previous value in the *ac0* register is needed following the MULQ_RS.PH instruction.

Note that the requirement on *HI* and *LO* does not apply to the new accumulator registers *ac1*, *ac2*, and *ac3*; as a result, the values in these accumulators need not be saved.

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL3 011111	rs	rt	rd	MULQ_RS.QH 11111	ADDU.OB 010100	
6	5	5	5	5	6	

Format: MULQ_RS.QH rd, rs, rt

MIPS64DSP

Purpose: Multiply Vector Fractional Halfwords to Fractional Halfword Products

Multiply Q15 fractional halfword vector elements with rounding and saturation to produce four Q15 fractional halfword results.

Description: $rd \leftarrow \text{rndQ15}(rs_{63..48} * rt_{63..48}) \parallel \text{rndQ15}(rs_{47..32} * rt_{47..32}) \parallel \text{rndQ15}(rs_{31..16} * rt_{31..16}) \parallel \text{rndQ15}(rs_{15..0} * rt_{15..0})$

The four Q15 fractional halfword elements from register *rs* are separately multiplied by the corresponding Q15 fractional halfword elements from register *rt* to produce 32-bit intermediate results. Each intermediate result is left-shifted by one bit position to produce a Q31 fractional value, then rounded by adding 0x00008000 hexadecimal. The rounded intermediate result is then truncated to a Q15 fractional value and written to the corresponding position in destination register *rd*.

If the two input values to each multiplication are -1.0 (0x8000 in hexadecimal), the intermediate result is saturated to the maximum positive value (0x7FFF in hexadecimal) and rounding and truncation are not performed.

To stay compliant with the base architecture, this instruction leaves the base *H/L*O pair (accumulator *ac0*) **UNPREDICTABLE** after the operation completes. The other DSP ASE accumulators, *ac1*, *ac2*, and *ac3* must be unmodified.

If any result is saturated this instruction writes a 1 to bit 21 in the *DSPControl* register in the *ouflag* field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

tempD15..0 ← rndQ15MultiplyQ15Q15( GPR[rs]63..48, GPR[rt]63..48 )
tempC15..0 ← rndQ15MultiplyQ15Q15( GPR[rs]47..32, GPR[rt]47..32 )
tempB15..0 ← rndQ15MultiplyQ15Q15( GPR[rs]31..16, GPR[rt]31..16 )
tempA15..0 ← rndQ15MultiplyQ15Q15( GPR[rs]15..0, GPR[rt]15..0 )
GPR[rd]63..0 ← tempD15..0 || tempC15..0 || tempB15..0 || tempA15..0
HI[0]63..0 ← UNPREDICTABLE
LO[0]63..0 ← UNPREDICTABLE

function rndQ15MultiplyQ15Q15( a15..0, b15..0 )
    if ( ( a15..0 = 0x8000 ) and ( b15..0 = 0x8000 ) ) then
        temp31..0 ← 0x7FFF0000
        DSPControlouflag:21 ← 1
    else
        temp31..0 ← ( a15..0 * b15..0 ) << 1
        temp31..0 ← temp31..0 + 0x00008000
    endif
    return temp31..16
endfunction rndQ15MultiplyQ15Q15

```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

The base MIPS64 architecture states that after a GPR-targeting multiply instruction such as MUL, the contents of registers *HI* and *LO* are **UNPREDICTABLE**. To maintain compliance with the base architecture, this multiply instruction, MULQ_RS.QH, has the same requirement. Software must save and restore the *ac0* register if the previous value in the *ac0* register is needed following the MULQ_RS.QH instruction.

Note that the requirement on *HI* and *LO* does not apply to the new accumulator registers *ac1*, *ac2*, and *ac3*; as a result, the values in these accumulators need not be saved.

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111	rs		rt		rd		MULQ_RS.W 10111		MUL.PH 011000		
6	5		5		5		5		6		

Format: MULQ_RS.W rd, rs, rt

MIPSDSP-R2

Purpose: Multiply Fractional Words to Same Size Product with Saturation and Rounding

Multiply fractional Q31 word values, with saturation and rounding.

Description: $rd \leftarrow \text{sign_extend}(\text{round}(\text{sat32}(rs_{31..0} * rt_{31..0})))$

The right-most Q31 fractional format words in registers *rs* and *rt* are multiplied together and the product shifted left by one bit position to create a 64-bit fractional format intermediate result. The intermediate result is rounded up by adding a 1 at bit position 31, and then truncated by discarding the 32 least-significant bits to create a 32-bit fractional format result. The result is then sign-extended to 64 bits and written to destination register *rd*.

If both input multiplicands are equal to -1 (0x80000000 hexadecimal), rounding is not performed and the maximum positive Q31 fractional format value (0x7FFFFFFF hexadecimal) is sign-extended to 64 bits and written to the destination register.

To stay compliant with the base architecture, this instruction leaves the base *HI/LO* pair (accumulator *ac0*) **UNPREDICTABLE** after the operation completes. The other DSP ASE accumulators, *ac1*, *ac2*, and *ac3*, are unchanged.

This instruction, on an overflow or underflow of the operation, writes a 1 to bit 21 in the *DSPControl* register in the *ouflag* field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

if ( GPR[rs]31..0 = 0x80000000 ) and ( GPR[rt]31..0 = 0x80000000 ) then
    temp63..0 ← 0x7FFFFFFF00000000
    DSPControlouflag:21 ← 1
else
    temp63..0 ← ( GPR[rs]31..0 * GPR[rt]31..0 ) << 1
    temp63..0 ← temp63..0 + ( 032 || 0x80000000 )
endif
GPR[rd]63..0 ← (temp63)32 || temp63..32
HI[0]63..0 ← UNPREDICTABLE
LO[0]63..0 ← UNPREDICTABLE

```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

The base MIPS64 architecture states that after a GPR-targeting multiply instruction such as MUL, the contents of registers *HI* and *LO* are **UNPREDICTABLE**. To maintain compliance with the base architecture, this multiply instruction, MULQ_RS.W, has the same requirement. Software must save and restore the *ac0* register if the previous value in the *ac0* register is needed following the MULQ_RS.W instruction.

Note that the requirement on *HI* and *LO* does not apply to the new accumulator registers *ac1*, *ac2*, and *ac3*; as a result,

the values in these accumulators need not be saved.

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL3 011111	rs	rt	rd	MULQ_S.PH 11110	ADDU.QB 010000	
6	5	5	5	5	6	

Format: MULQ_S.PH rd, rs, rt

MIPSDSP-R2

Purpose: Multiply Vector Fractional Half-Words to Same Size Products

Multiply two vector fractional Q15 values to create a Q15 result, with saturation.

Description: $rd \leftarrow \text{sign_extend}(\text{sat16}(rs_{31..16} * rt_{31..16}) \parallel \text{sat16}(rs_{15..0} * rt_{15..0}))$

The two right-most vector fractional Q15 values in register *rs* are multiplied with the corresponding elements in register *rt* to produce two 32-bit products. Each product is left-shifted by one bit position to create a Q31 fractional word intermediate result. The two 32-bit intermediate results are then each truncated by discarding the 16 least-significant bits of each result, and the resulting Q15 fractional format halfwords are then written to the corresponding positions in destination register *rd*. For each halfword result, if both input multiplicands are equal to -1 (0x8000 hexadecimal), the final halfword result is saturated to the maximum positive Q15 value (0x7FFF hexadecimal).

The sign of the left-most halfword result is extended into the 32 most-significant bits of the destination register.

To stay compliant with the base architecture, this instruction leaves the base *H/L0* pair (accumulator *ac0*) **UNPREDICTABLE** after the operation completes. The other DSP ASE accumulators, *ac1*, *ac2*, and *ac3*, must be untouched.

This instruction, on an overflow or underflow of any one of the two vector operation, writes bit 21 in the *ouflag* field in the *DSPControl* register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempB31..0 ← sat16MultiplyQ15Q15( GPR[rs]31..16, GPR[rt]31..16 )
tempA31..0 ← sat16MultiplyQ15Q15( GPR[rs]15..0, GPR[rt]15..0 )
GPR[rd]63..0 ← (tempB15)32 || tempB15..0 || tempA15..0
HI[0]63..0 ← UNPREDICTABLE
LO[0]63..0 ← UNPREDICTABLE
```

```
function sat16MultiplyQ15Q15( a15..0, b15..0 )
  if ( a15..0 = 0x8000 ) and ( b15..0 = 0x8000 ) then
    temp31..0 ← 0x7FFF0000
    DSPControlouflag:21 ← 1
  else
    temp31..0 ← ( a15..0 * b15..0 )
    temp31..0 ← ( temp30..0 || 0 )
  endif
  return temp31..16
endfunction sat16MultiplyQ15Q15
```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

The base MIPS64 architecture states that after a GPR-targeting multiply instruction such as MUL, the contents of registers *HI* and *LO* are **UNPREDICTABLE**. To maintain compliance with the base architecture, this multiply instruction, MULQ_S.PH, has the same requirement. Software must save and restore the *ac0* register if the previous value in the *ac0* register is needed following the MULQ_S.PH instruction.

Note that the requirement on *HI* and *LO* does not apply to the new accumulator registers *ac1*, *ac2*, and *ac3*; as a result, the values in these accumulators need not be saved.

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111	rs		rt		rd		MULQ_S.W 10110		MUL.PH 011000		
6	5		5		5		5		6		

Format: MULQ_S.W rd, rs, rt

MIPSDSP-R2

Purpose: Multiply Fractional Words to Same Size Product with Saturation

Multiply two Q31 fractional format word values to create a fractional Q31 result, with saturation.

Description: $rd \leftarrow \text{sign_extend}(\text{sat32}(rs_{31..0} * rt_{31..0}))$

The right-most Q31 fractional format words in registers *rs* and *rt* are multiplied together to create a 64-bit fractional format intermediate result. The intermediate result is left-shifted by one bit position, and then truncated by discarding the 32 least-significant bits to create a Q31 fractional format result. This result is then sign-extended to 64 bits and written to destination register *rd*.

If both input multiplicands are equal to -1 (0x80000000 hexadecimal), the product is clipped to the maximum positive Q31 fractional format value (0x7FFFFFFF hexadecimal), and sign-extended to 64 bits and written to the destination register.

To stay compliant with the base architecture, this instruction leaves the base *HI/LO* pair (accumulator *ac0*) **UNPREDICTABLE** after the operation completes. The other DSP ASE accumulators, *ac1*, *ac2*, and *ac3*, are unchanged.

This instruction, on an overflow or underflow of the operation, writes a 1 to bit 21 in the *DSPControl* register in the *ouflag* field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

if ( GPR[rs]31..0 = 0x80000000 ) and ( GPR[rt]31..0 = 0x80000000 ) then
    temp63..0 ← 0x7FFFFFFF00000000
    DSPControl_ouflag:21 ← 1
else
    temp63..0 ← ( GPR[rs]31..0 * GPR[rt]31..0 ) << 1
endif
GPR[rd]63..0 ← (temp63)32 || temp63..32
HI[0]63..0 ← UNPREDICTABLE
LO[0]63..0 ← UNPREDICTABLE

```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

The base MIPS64 architecture states that after a GPR-targeting multiply instruction such as MUL, the contents of registers *HI* and *LO* are **UNPREDICTABLE**. To maintain compliance with the base architecture, this multiply instruction, MULQ_S.W, has the same requirement. Software must save and restore the *ac0* register if the previous value in the *ac0* register is needed following the MULQ_S.W instruction.

Note that the requirement on *HI* and *LO* does not apply to the new accumulator registers *ac1*, *ac2*, and *ac3*; as a result, the values in these accumulators need not be saved.

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111		rs		rt		0 000		ac		MULSA.W.PH 00010		DPA.W.PH 110000	
6		5		5		3		2		5		6	

Format: MULSA.W.PH ac, rs, rt

MIPSDSP-R2

Purpose: Multiply and Subtract Vector Integer Halfword Elements and Accumulate

To multiply and subtract two integer vector elements using full-size intermediate products, accumulating the result into the specified accumulator.

Description: $ac \leftarrow ac + ((rs_{31..16} * rt_{31..16}) - (rs_{15..0} * rt_{15..0}))$

Each of the two right-most halfword integer elements from register *rt* are multiplied by the corresponding elements in *rs* to create two word results. The right-most result is subtracted from the left-most result to generate the intermediate result, which is then added to the specified 64-bit accumulator.

The value of *ac* selects an accumulator numbered from 0 to 3. When *ac*=0, this refers to the original *HI/LO* register pair of the MIPS64 architecture.

This instruction does not set any bits of the *ouflag* field in the *DSPControl* register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the result is **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempB31..0 ← (GPR[rs]31..16 * GPR[rt]31..16)
tempA31..0 ← (GPR[rs]15..0 * GPR[rt]15..0)
dotp32..0 ← ( (tempB31) || tempB31..0 ) - ( (tempA31) || tempA31..0 )
acc63..0 ← ( HI[ac]31..0 || LO[ac]31..0 ) + ( (dotp32)31 || dotp32..0 )
( HI[ac]63..0 || LO[ac]63..0 ) ← (acc63)32 || acc63..32 || (acc31)32 || acc31..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	rs	rt	0	ac	MULSAQ_S.L.PW 01110	DPAQ.W.QH 110100							
6	5	5	3	2	5	6							

Format: MULSAQ_S.L.PW ac, rs, rt

MIPS64DSP

Purpose: Multiply And Subtract Vector Fractional Words And Accumulate

Multiply Q31 fractional halfword vector elements, subtracting the products from the specified 128-bit accumulator, with saturation.

Description: $ac \leftarrow ac + \text{sign_extend}(\text{sat32}(rs_{63..32} * rt_{63..32}) - \text{sat32}(rs_{31..0} * rt_{31..0}))$

Corresponding Q31 fractional values from registers *rt* and *rs* are multiplied together and left-shifted by 1 bit to generate two Q63 fractional format intermediate products. If both multiplicands for either multiplication are equal to -1.0 (0x8000 hexadecimal), the intermediate result is saturated to 0x7FFFFFFFFFFFFFFFFF hexadecimal.

The intermediate product generated from the right-most Q31 values is subtracted from the intermediate product generated from the left-most Q31 values to create a sum-of-products. The sum-of-products is sign-extended to 128 bits and accumulated into the specified 128-bit accumulator, producing a Q96.31 result.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original *HI/LO* register pair of the MIPS64 architecture.

If saturation occurs, a 1 is written to one of bits 16 through 19 of the *DSPControl* register, within the *ouflag* field. The value of *ac* determines which of these bits is set: bit 16 corresponds to *ac0*, bit 17 to *ac1*, bit 18 to *ac2*, and bit 19 to *ac3*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

tempB63..0 ← multiplyQ31Q31( ac, rs63..32, rt63..32 )
tempA63..0 ← multiplyQ31Q31( ac, rs31..0, rt31..0 )
dotp64..0 ← tempB63..0 - tempA63..0
( HI[ac]63..0 || LO[ac]63..0 ) ← ( HI[ac]63..0 || LO[ac]63..0 ) + ( (dotp64)64 ) ||
dotp64..0 )

function multiplyQ31Q31( acc1..0, a31..0, b31..0 )
  if ( ( a31..0 = 0x80000000 ) and ( b31..0 = 0x80000000 ) ) then
    temp63..0 ← 0x7FFFFFFFFFFFFFFFFF
    DSPControlouflag:16+acc ← 1
  else
    temp63..0 ← ( a * b ) << 1
  endif
  return temp63..0
endfunction multiplyQ31Q31

```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

The base MIPS64 architecture states that after a GPR-targeting multiply instruction such as `MUL`, the contents of registers *HI* and *LO* are **UNPREDICTABLE**. To maintain compliance with the base architecture, this multiply instruction, `MULSAQ_S.L.PW`, has the same requirement. Software must save and restore the *ac0* register if the previous value in the *ac0* register is needed following the `MULSAQ_S.L.PW` instruction.

Note that the requirement on *HI* and *LO* does not apply to the new accumulator registers *ac1*, *ac2*, and *ac3*; as a result, the values in these accumulators need not be saved.

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111		rs		rt		0 000		ac		MULSAQ_S.W.PH 00110		DPA.W.PH 110000	
6		5		5		3		2		5		6	

Format: MULSAQ_S.W.PH ac, rs, rt

MIPSDSP

Purpose: Multiply And Subtract Vector Fractional Halfwords And Accumulate

Multiply and subtract two Q15 fractional halfword vector elements using full-size intermediate products, accumulating the result from the specified accumulator, with saturation.

Description: $ac \leftarrow ac + (\text{sat32}(rs_{31..16} * rt_{31..16}) - \text{sat32}(rs_{15..0} * rt_{15..0}))$

The two corresponding right-most Q15 fractional values from registers *rt* and *rs* are multiplied together and left-shifted by 1 bit to generate two Q31 fractional format intermediate products. If the input multiplicands to either of the multiplications are both -1.0 (0x8000 hexadecimal), the intermediate result is saturated to 0x7FFFFFFF hexadecimal.

The two intermediate products (named left and right) are summed with alternating sign to create a sum-of-products, i.e., the sign of the right product is negated before summation. The sum-of-products is then sign-extended to 64 bits and accumulated into the specified 64-bit accumulator, producing a Q32.31 result.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original *HI/LO* register pair of the MIPS64 architecture.

If saturation occurs, a 1 is written to one of bits 16 through 19 of the *DSPControl* register, within the *ouflag* field. The value of *ac* determines which of these bits is set: bit 16 corresponds to *ac0*, bit 17 to *ac1*, bit 18 to *ac2*, and bit 19 to *ac3*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempB31..0 ← multiplyQ15Q15( ac, rs31..16, rt31..16 )
tempA31..0 ← multiplyQ15Q15( ac, rs15..0, rt15..0 )
dotp63..0 ← ( (tempB31)32 || tempB31..0 ) - ( (tempA31)32 || tempA31..0 )
tempC63..0 ← ( HI[ac]31..0 || LO[ac]31..0 ) + dotp63..0
( HI[ac]63..0 || LO[ac]63..0 ) ← (tempC63)32 || tempC63..32 || (tempC31)32 || tempC31..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111	rs		rt		0 000	ac		MULSAQ_S.W.QH 00110		DPAQ.W.QH 110100			
6	5		5		3	2		5		6			

Format: MULSAQ_S.W.QH ac, rs, rt

MIPS64DSP

Purpose: Multiply And Subtract Vector Fractional Halfwords And Accumulate

Multiply Q15 fractional halfword vector elements, subtracting the products from the specified 128-bit accumulator, with saturation.

Description: $ac \leftarrow ac + \text{sign_extend}(\text{sat32}(rs_{63..48} * rt_{63..48}) - \text{sat32}(rs_{47..32} * rt_{47..32}) + \text{sat32}(rs_{31..16} * rt_{31..16}) - \text{sat32}(rs_{15..0} * rt_{15..0}))$

Corresponding Q15 fractional values from registers *rt* and *rs* are multiplied together and left-shifted by 1 bit to generate four Q31 fractional format intermediate products. If the input multiplicands to any of the multiplications are both -1.0 (0x8000 hexadecimal), the intermediate result is saturated to 0x7FFFFFFF hexadecimal.

The four intermediate products (named left, left-middle, right-middle, and right) are summed with alternating sign: the sign of the left-middle and right products are negated before summation to create the sum of products. The sum-of-products is sign-extended to 128 bits and accumulated into the specified 128-bit accumulator, producing a Q96.31 result.

The value of *ac* can range from 0 to 3; a value of 0 refers to the original *HI/LO* register pair of the MIPS64 architecture.

If saturation occurs, a 1 is written to one of bits 16 through 19 of the *DSPControl* register, within the *ouflag* field. The value of *ac* determines which of these bits is set: bit 16 corresponds to *ac0*, bit 17 to *ac1*, bit 18 to *ac2*, and bit 19 to *ac3*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempD31..0 ← multiplyQ15Q15( ac, rs63..48, rt63..48 )
tempC31..0 ← multiplyQ15Q15( ac, rs47..32, rt47..32 )
tempB31..0 ← multiplyQ15Q15( ac, rs31..16, rt31..16 )
tempA31..0 ← multiplyQ15Q15( ac, rs15..0, rt15..0 )
dotp33..0 ← (tempD31..0 - tempC31..0) + (tempB31..0 - tempA31..0)
( HI[ac]63..0 || LO[ac]63..0 ) ← ( HI[ac]63..0 || LO[ac]63..0 ) + ( (dotp33)94 || dotp33..0 )
```

```
function multiplyQ15Q15( acc1..0, a15..0, b15..0 )
  if ( ( a15..0 = 0x8000 ) and ( b15..0 = 0x8000 ) ) then
    temp31..0 ← 0x7FFFFFFF
    DSPControlouflag:16+acc ← 1
  else
    temp31..0 ← ( a15..0 * b15..0 ) << 1
  endif
  return temp31..0
endfunction multiplyQ15Q15
```


Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

The base MIPS64 architecture states that after a GPR-targeting multiply instruction such as MUL, the contents of registers *HI* and *LO* are **UNPREDICTABLE**. To maintain compliance with the base architecture, this multiply instruction, MULSAQ_S.W.QH, has the same requirement. Software must save and restore the *ac0* register if the previous value in the *ac0* register is needed following the MULSAQ_S.W.QH instruction.

Note that the requirement on *HI* and *LO* does not apply to the new accumulator registers *ac1*, *ac2*, and *ac3*; as a result, the values in these accumulators need not be saved.



Format: MULT ac, rs, rt

MIPS32, MIPS DSP

Purpose: Multiply Word

To multiply two 32-bit signed integers, writing the 64-bit result to the specified accumulator.

Description: $ac \leftarrow rs_{31..0} * rt_{31..0}$

The right-most 32-bit signed integer value in register *rt* is multiplied by the corresponding 32-bit signed integer value in register *rs*, to produce a 64-bit result that is written to the specified accumulator register.

The value of *ac* selects an accumulator numbered from 0 to 3. When *ac*=0, this refers to the original *HI/LO* register pair of the MIPS64 architecture.

No arithmetic exception occurs under any circumstances.

Restrictions:

On 64-bit processors, if the 32 most-significant bits of register *rt* or register *rs* do not contain sign bits (i.e., bits 31 through 63 equal) then the result of the operation is **UNPREDICTABLE**.

Operation:

```

if (NotWordValue(GPR[rs]) or NotWordValue(GPR[rt])) then
    UNPREDICTABLE
endif
temp63..0 ← GPR[rs]31..0 * GPR[rt]31..0
( HI[ac]63..0 || LO[ac]63..0 ) ← (temp63)32 || temp63..32 || (temp31)32 || temp31..0

```

Exceptions:


None

Programming Notes:

In some processors the integer multiply operation may proceed asynchronously and allow other CPU instructions to execute before it is complete. An attempt to read *LO* or *HI* before the results are written interlocks until the results are ready. Asynchronous execution does not affect the program result, but offers an opportunity for performance improvement by scheduling the multiply so that other instructions can execute in parallel.

Programs that require overflow detection must check for it explicitly.

Where the size of the operands are known, software should place the shorter operand in register *rt*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.



Format: MULTU *ac*, *rs*, *rt*

MIPS32, MIPS DSP

Purpose: Multiply Unsigned Word

To multiply 32-bit unsigned integers, writing the 64-bit result to the specified accumulator.

Description: $ac \leftarrow rs_{31..0} * rt_{31..0}$

The right-most 32-bit unsigned integer value in register *rt* is multiplied by the corresponding 32-bit unsigned integer value in register *rs*, to produce a 64-bit unsigned result that is written to the specified accumulator register.

The value of *ac* selects an accumulator numbered from 0 to 3. When *ac*=0, this refers to the original *HI/LO* register pair of the MIPS64 architecture.

No arithmetic exception occurs under any circumstances.

Restrictions:

On 64-bit processors, if the 32 most-significant bits of register *rt* or register *rs* do not contain sign bits (i.e., bits 31 through 63 equal) then the result of the operation is **UNPREDICTABLE**.

Operation:

```

if NotWordValue(GPR[rs]) or NotWordValue(GPR[rt]) then
    UNPREDICTABLE
endif
temp64..0 ← ( 0 || GPR[rs]31..0 ) * ( 0 || GPR[rt]31..0 )
( HI[ac]63..0 || LO[ac]63..0 ) ← (temp63)32 || temp63..32 || (temp31)32 || temp31..0

```

Exceptions:

None

Programming Notes:

In some processors the integer multiply operation may proceed asynchronously and allow other CPU instructions to execute before it is complete. An attempt to read *LO* or *HI* before the results are written interlocks until the results are ready. Asynchronous execution does not affect the program result, but offers an opportunity for performance improvement by scheduling the multiply so that other instructions can execute in parallel.

Programs that require overflow detection must check for it explicitly.

Where the size of the operands are known, software should place the shorter operand in register *rt*. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			rs		rt		rd		PACKRL.PH 01110		CMPU.EQ.QB 010001
6			5		5		5		5		6

Format: PACKRL.PH rd, rs, rt

MIPSDSP

Purpose: Pack a Vector of Halfwords from Vector Halfword Sources

Pick two elements for a halfword vector using the right halfword and left halfword respectively from the two source registers.

Description: $rd \leftarrow \text{sign_extend}(rs_{15..0} \parallel rt_{31..16})$

The right-most halfword element from register *rs* and the left halfword from the two right-most halfwords in register *rt* are packed into the two right-most halfword positions of the destination register *rd*.

The sign of the left-most halfword result is extended into the 32 most-significant bits of the destination register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempB15..0 ← GPR[rs]15..0
tempA15..0 ← GPR[rt]31..16
GPR[rd]63..0 ← (tempB15)32 || tempB15..0 || tempA15..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111		rs		rt		rd		PACKRL.PW 01110		CMPU.EQ.OB 010101	
6		5		5		5		5		6	

Format: PACKRL.PW rd, rs, rt

MIPS64DSP

Purpose: Pack a Vector of Words from Vector Word Sources

Pick two elements for a word vector using the right word and left word respectively from the two source registers.

Description: $rd \leftarrow rs_{31..0} \parallel rt_{63..32}$

The right word from register *rs* and the left word from the register *rt* are packed into the left and right positions of the destination register *rd*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempB31..0 ← GPR[rs]31..0
tempA31..0 ← GPR[rt]63..32
GPR[rd]63..0 ← tempB31..0 || tempA31..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			rs		rt		rd		PICK.OB 00011		CMPU.EQ.OB 010101
6			5		5		5		5		6

Format: PICK.OB rd, rs, rt

MIPS64DSP

Purpose: Pick a Vector of Byte Values Based on Condition Code Bits

Select eight byte elements from either of two source registers based on condition code bits, writing the selected elements to the destination register.

Description: $rd \leftarrow \text{pick}(cc_{31}, rs_{63..56}, rt_{63..56}) \parallel \text{pick}(cc_{30}, rs_{55..48}, rt_{55..48}) \parallel \text{pick}(cc_{29}, rs_{47..40}, rt_{47..40}) \parallel \text{pick}(cc_{28}, rs_{39..32}, rt_{39..32}) \parallel \text{pick}(cc_{27}, rs_{31..24}, rt_{31..24}) \parallel \text{pick}(cc_{26}, rs_{23..16}, rt_{23..16}) \parallel \text{pick}(cc_{25}, rs_{15..8}, rt_{15..8}) \parallel \text{pick}(cc_{24}, rs_{7..0}, rt_{7..0})$

The eight condition code bits in the *DSPControl* register are used to select byte values from the corresponding element of either source register *rs* or source register *rt*. If the value of the corresponding condition code bit is 1, then the byte value is selected from register *rs*; otherwise, it is selected from *rt*. The selected bytes are written to the destination register *rd*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempH7..0 ← ( DSPControlccond:31 = 1 ? GPR[rs]63..56 : GPR[rt]63..56 )
tempG7..0 ← ( DSPControlccond:30 = 1 ? GPR[rs]55..48 : GPR[rt]55..48 )
tempF7..0 ← ( DSPControlccond:29 = 1 ? GPR[rs]47..40 : GPR[rt]47..40 )
tempE7..0 ← ( DSPControlccond:28 = 1 ? GPR[rs]39..32 : GPR[rt]39..32 )
tempD7..0 ← ( DSPControlccond:27 = 1 ? GPR[rs]31..24 : GPR[rt]31..24 )
tempC7..0 ← ( DSPControlccond:26 = 1 ? GPR[rs]23..16 : GPR[rt]23..16 )
tempB7..0 ← ( DSPControlccond:25 = 1 ? GPR[rs]15..8 : GPR[rt]15..8 )
tempA7..0 ← ( DSPControlccond:24 = 1 ? GPR[rs]7..0 : GPR[rt]7..0 )
GPR[rd]63..0 ← tempH7..0 || tempG7..0 || tempF7..0 || tempE7..0 || tempD7..0 || tempC7..0
|| tempB7..0 || tempA7..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111						rs			rt		
						rd			PICK.PH 01011		
									CMPU.EQ.QB 010001		
6						5			5		
									5		
									6		

Format: PICK.PH rd, rs, rt

MIPSDSP

Purpose: Pick a Vector of Halfword Values Based on Condition Code Bits

Select two halfword elements from either of two source registers based on condition code bits, writing the selected elements to the destination register.

Description: $rd \leftarrow \text{sign_extend}(\text{pick}(\text{cc}_{25}, \text{rs}_{31..16}, \text{rt}_{31..16}) \parallel \text{pick}(\text{cc}_{24}, \text{rs}_{15..0}, \text{rt}_{15..0}))$

The two right-most condition code bits in the *DSPControl* register are used to select halfword values from the corresponding element of either source register *rs* or source register *rt*. If the value of the corresponding condition code bit is 1, then the halfword value is selected from register *rs*; otherwise, it is selected from *rt*. The selected halfwords are written to the destination register *rd*.

The sign of the left-most halfword result is sign-extended into the 32 most-significant bits of the destination register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempB15..0 ← ( DSPControlccond:25 = 1 ? GPR[rs]31..16 : GPR[rt]31..16 )
tempA15..0 ← ( DSPControlccond:24 = 1 ? GPR[rs]15..0 : GPR[rt]15..0 )
GPR[rd]63..0 ← (tempB15)32 || tempB15..0 || tempA15..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			rs		rt		rd		PICK.PW 10011		CMPU.EQ.OB 010101
6			5		5		5		5		6

Format: PICK.PW rd, rs, rt

MIPS64DSP

Purpose: Pick a Vector of Word Values Based on Condition Code Bits

Select two word elements from either of two source registers based on condition code bits, writing the selected elements to the destination register.

Description: $rd \leftarrow \text{pick}(cc_{25}, rs_{63..48}, rt_{63..48}) \mid \mid \text{pick}(cc_{24}, rs_{47..32}, rt_{47..32})$

Two condition code bits in the *DSPControl* register are used to select word values from the corresponding elements of either source register *rs* or source register *rt*. If the value of the corresponding condition code bit is 1, then the word value is selected from register *rs*; otherwise, it is selected from *rt*. The selected words are written to the destination register *rd*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempB31..0 ← ( DSPControlccond:25 = 1 ? GPR[rs]63..32 : GPR[rt]63..32 )
tempA31..0 ← ( DSPControlccond:24 = 1 ? GPR[rs]31..0 : GPR[rt]31..0 )
GPR[rd]63..0 ← tempB31..0 || tempA31..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111						rs			rt		
						rd			PICK.OB 00011		
									CMPU.EQ.QB 010001		
6						5			5		

Format: PICK.QB rd, rs, rt

MIPSDSP

Purpose: Pick a Vector of Byte Values Based on Condition Code Bits

Select four byte elements from either of two source registers based on condition code bits, writing the selected elements to the destination register.

Description: $rd \leftarrow \text{sign_extend}(\text{pick}(\text{cc}_{27}, \text{rs}_{31..24}, \text{rt}_{31..24}) \parallel \text{pick}(\text{cc}_{26}, \text{rs}_{23..16}, \text{rt}_{23..16}) \parallel \text{pick}(\text{cc}_{25}, \text{rs}_{15..8}, \text{rt}_{15..8}) \parallel \text{pick}(\text{cc}_{24}, \text{rs}_{7..0}, \text{rt}_{7..0}))$

Four of the eight condition code bits in the *DSPControl* register are used to select byte values from the corresponding byte element of either source register *rs* or source register *rt*. If the value of the corresponding condition code bit is 1, then the byte value is selected from register *rs*; otherwise, it is selected from *rt*. The selected bytes are written to the destination register *rd*.

The sign of the left-most selected byte is extended into the 32 most-significant bits of the destination register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempD7..0 ← ( DSPControlccond:27 = 1 ? GPR[rs]31..24 : GPR[rt]31..24 )
tempC7..0 ← ( DSPControlccond:26 = 1 ? GPR[rs]23..16 : GPR[rt]23..16 )
tempB7..0 ← ( DSPControlccond:25 = 1 ? GPR[rs]15..8 : GPR[rt]15..8 )
tempA7..0 ← ( DSPControlccond:24 = 1 ? GPR[rs]7..0 : GPR[rt]7..0 )
GPR[rd]63..0 ← (tempD7)32 || tempD7..0 || tempC7..0 || tempB7..0 || tempA7..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			rs		rt		rd		PICK.QH 01011		CMPU.EQ.OB 010101
6			5		5		5		5		6

Format: PICK.QH rd, rs, rt

MIPS64DSP

Purpose: Pick a Vector of Halfword Values Based on Condition Code Bits

Select four halfword elements from either of two source registers based on condition code bits, writing the selected elements to the destination register.

Description: $rd \leftarrow \text{pick}(cc_{27}, rs_{63..48}, rt_{63..48}) \mid \mid \text{pick}(cc_{26}, rs_{47..32}, rt_{47..32}) \mid \mid \text{pick}(cc_{25}, rs_{31..16}, rt_{31..16}) \mid \mid \text{pick}(cc_{24}, rs_{15..0}, rt_{15..0})$

Four condition code bits in the *DSPControl* register are used to select halfword values from the corresponding element of either source register *rs* or source register *rt*. If the value of the corresponding condition code bit is 1, then the halfword value is selected from register *rs*; otherwise, it is selected from *rt*. The selected halfwords are written to the destination register *rd*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempD15..0 ← ( DSPControlccond:27 = 1 ? GPR[rs]63..48 : GPR[rt]63..48 )
tempC15..0 ← ( DSPControlccond:26 = 1 ? GPR[rs]47..32 : GPR[rt]47..32 )
tempB15..0 ← ( DSPControlccond:25 = 1 ? GPR[rs]31..16 : GPR[rt]31..16 )
tempA15..0 ← ( DSPControlccond:24 = 1 ? GPR[rs]15..0 : GPR[rt]15..0 )
GPR[rd]63..0 ← tempD15..0 || tempC15..0 || tempB15..0 || tempA15..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0	
SPECIAL3 011111			0		rt		rd		PRECEQ.L.PWL 10100		ABSQ_S.QH 010110	
6			5		5		5		5		6	

Format: PRECEQ.L.PWL rd, rt

MIPS64DSP

Purpose: Precision Expand Fractional Word to Fractional Doubleword Value

Expand the precision of the left Q31 fractional value taken from a paired word vector to create a new Q63 fractional doubleword value.

Description: $rd \leftarrow \text{expand_prec}(rt_{63..32})$

The left Q31 fractional word value from the paired word vector in register *rt* is expanded to a single Q63 doubleword value and written to destination register *rd*. The precision expansion is achieved by appending 32 least-significant zero bits to the original word value to generate the 64-bit fractional value.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
temp63..0 ← GPR[rt]63..32 || 032
GPR[rd]63..0 ← temp63..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			0 00000		rt		rd		PRECEQ.L.PWR 10101		ABSQ_S.QH 010110
6			5		5		5		5		6

Format: PRECEQ.L.PWR rd, rt

MIPS64DSP

Purpose: Precision Expand Fractional Word to a Fractional Doubleword Value

Expand the precision of the right Q31 fractional value taken from a paired word vector to create a new Q63 fractional doubleword value.

Description: $rd \leftarrow \text{expand_prec32}(rt_{31..0})$

The right Q31 fractional word value from the paired fractional word vector in register *rt* is expanded to a single Q63 doubleword value and written to destination register *rd*. The precision expansion is achieved by appending 32 least-significant zero bits to the original fractional value to generate the 64-bit fractional value.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

$$\begin{aligned} \text{temp}_{63..0} &\leftarrow \text{GPR}[rt]_{31..0} \parallel 0^{32} \\ \text{GPR}[rd]_{63..0} &\leftarrow \text{temp}_{63..0} \end{aligned}$$

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			0 00000			<i>rt</i>			<i>rd</i>		
PRECEQ.PW.QHL 01100			ABSQ_S.QH 010110								
6			5			5			5		

Format: PRECEQ.PW.QHL *rd*, *rt*

MIPS64DSP

Purpose: Precision Expand Two Fractional Halfwords to Fractional Word Values

Expand the precision of two Q15 fractional values taken from the two left-most elements of a quad halfword vector to create two Q31 fractional word values.

Description: $rd \leftarrow \text{expand_prec}(rt_{63..48}) \parallel \text{expand_prec}(rt_{47..32})$

The two left-most Q15 fractional halfword values from the quad halfword vector in register *rt* are expanded to two Q31 fractional values and written to destination register *rd*. The precision expansion is achieved by appending 16 least-significant zero bits to the original halfword value to generate each 32-bit fractional value.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempB31..0 ← GPR[rt]63..48 || 016
tempA31..0 ← GPR[rt]47..32 || 016
GPR[rd]63..0 ← tempB31..0 || tempA31..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111	0 00000	rt	rd	PRECEQ.PW.QHR 01101	ABSQ_S.QH 010110						
6	5	5	5	5	6						

Format: PRECEQ.PW.QHR rd, rt

MIPS64DSP

Purpose: Precision Expand Two Fractional Halfwords to Fractional Word Values

Expand the precision of two Q15 fractional values taken from the two right-most elements of a quad halfword vector to create two Q31 fractional word values.

Description: $rd \leftarrow \text{expand_prec}(rt_{31..16}) \parallel \text{expand_prec}(rt_{15..0})$

The two right-most Q15 fractional halfword values from the quad halfword vector in register *rt* are expanded to two Q31 fractional values and written to destination register *rd*. The precision expansion is achieved by appending 16 least-significant zero bits to the original halfword value to generate each 32-bit fractional value.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

$$\begin{aligned} \text{tempB}_{31..0} &\leftarrow \text{GPR}[rt]_{31..16} \parallel 0^{16} \\ \text{tempA}_{31..0} &\leftarrow \text{GPR}[rt]_{15..0} \parallel 0^{16} \\ \text{GPR}[rd]_{63..0} &\leftarrow \text{tempB}_{31..0} \parallel \text{tempA}_{31..0} \end{aligned}$$

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111		0 00000		rt		rd		PRECEQ.PW.QHLA 01110		ABSQ_S.QH 010110	
6		5		5		5		5		6	

Format: PRECEQ.PW.QHLA *rd*, *rt*

MIPS64DSP

Purpose: Precision Expand Two Fractional Halfwords to Fractional Word Values

Expand the precision of two Q15 fractional values taken from the two left-alternate elements of a quad halfword vector to create two Q31 fractional word values.

Description: $rd \leftarrow \text{expand_prec}(rt_{63..48}) \parallel \text{expand_prec}(rt_{31..16})$

The two left-alternate Q15 fractional halfword values from the quad halfword vector in register *rt* are expanded to two Q31 fractional values and written to destination register *rd*. The precision expansion is achieved by appending 16 least-significant zero bits to the original halfword value to generate each 32-bit fractional value.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempB31..0 ← GPR[rt]63..48 || 016
tempA31..0 ← GPR[rt]31..16 || 016
GPR[rd]63..0 ← tempB31..0 || tempA31..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111	0 00000	rt	rd	PRECEQ.PW.QHRA 01111	ABSQ_S.QH 010110						
6	5	5	5	5	6						

Format: PRECEQ.PW.QHRA rd, rt

MIPS64DSP

Purpose: Precision Expand Two Fractional Halfwords to Fractional Word Values

Expand the precision of two Q15 fractional values taken from the two right-alternate elements of a quad halfword vector to create two Q31 fractional word values.

Description: $rd \leftarrow \text{expand_prec}(rt_{47..32}) \parallel \text{expand_prec}(rt_{15..0})$

The two right-alternate Q15 fractional halfword values from the quad halfword vector in register *rt* are expanded to two Q31 fractional values and written to destination register *rd*. The precision expansion is achieved by appending 16 least-significant zero bits to the original halfword value to generate each 32-bit fractional value.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempB31..0 ← GPR[rt]47..32 || 016
tempA31..0 ← GPR[rt]15..0 || 016
GPR[rd]63..0 ← tempB31..0 || tempA31..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			0 00000		rt		rd		PRECEQ.W.PHL 01100		ABSQ_S.PH 010010
6			5		5		5		5		6

Format: PRECEQ.W.PHL rd, rt

MIPSDSP

Purpose: Precision Expand Fractional Halfword to Fractional Word Value

Expand the precision of a Q15 fractional value taken from the left element of a paired halfword vector to create a Q31 fractional word value.

Description: $rd \leftarrow \text{sign_extend}(\text{expand_prec}(rt_{31..16}))$

The left Q15 fractional halfword value from the two right-most halfwords in register *rt* is expanded to a Q31 fractional value, sign-extended to 64 bits, and written to destination register *rd*. The precision expansion is achieved by appending 16 least-significant zero bits to the original halfword value to generate the 32-bit fractional value.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

$$\begin{aligned} \text{temp}_{31..0} &\leftarrow \text{GPR}[rt]_{31..16} \parallel 0^{16} \\ \text{GPR}[rd]_{63..0} &\leftarrow (\text{temp}_{31})^{32} \parallel \text{temp}_{31..0} \end{aligned}$$

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			0 00000		rt		rd		PRECEQ.W.PHR 01101		ABSQ_S.PH 010010
6			5		5		5		5		6

Format: PRECEQ.W.PHR rd, rt

MIPSDSP

Purpose: Precision Expand Fractional Halfword to Fractional Word Value

Expand the precision of a Q15 fractional value taken from the right element of a paired halfword vector to create a Q31 fractional word value.

Description: $rd \leftarrow \text{sign_extend}(\text{expand_prec}(rt_{15..0}))$

The right Q15 fractional halfword value from the two right-most halfwords in register *rt* is expanded to a Q31 fractional value, sign-extended to 64 bits, and written to destination register *rd*. The precision expansion is achieved by appending 16 least-significant zero bits to the original halfword value to generate the 32-bit fractional value.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

$$\begin{aligned} \text{temp}_{31..0} &\leftarrow \text{GPR}[rt]_{15..0} \parallel 0^{16} \\ \text{GPR}[rd]_{63..0} &\leftarrow (\text{temp}_{31})^{32} \parallel \text{temp}_{31..0} \end{aligned}$$

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			0 00000			rt			rd		
PRECEQU.PH.QBL 00100			ABSQ_S.PH 010010								
6			5			5			5		

Format: PRECEQU.PH.QBL rd, rt

MIPSDSP

Purpose: Precision Expand two Unsigned Bytes to Fractional Halfword Values

Expand the precision of two unsigned byte values taken from the two left-most elements of a quad byte vector to create two Q15 fractional halfword values.

Description: $rd \leftarrow \text{sign_extend}(\text{expand_prec}(rt_{31..24}) \parallel \text{expand_prec}(rt_{23..16}))$

The two left-most unsigned integer byte values from the four right-most byte elements in register *rt* are expanded to create two Q15 fractional values that are then written to destination register *rd*. The precision expansion is achieved by pre-pending a single zero bit (for positive sign) to the original byte value and appending seven least-significant zeros to generate each 16-bit fractional value.

The sign of the left-most result is extended into the 32 most-significant bits of the destination register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

$$\begin{aligned} \text{tempB}_{15..0} &\leftarrow 0^1 \parallel \text{GPR}[rt]_{31..24} \parallel 0^7 \\ \text{tempA}_{15..0} &\leftarrow 0^1 \parallel \text{GPR}[rt]_{23..16} \parallel 0^7 \\ \text{GPR}[rd]_{63..0} &\leftarrow (\text{tempB}_{15})^{32} \parallel \text{tempB}_{15..0} \parallel \text{tempA}_{15..0} \end{aligned}$$

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			0 00000		rt		rd		PRECEQU.PH.QBLA 00110		ABSQ_S.PH 010010
6			5		5		5		5		6

Format: PRECEQU.PH.QBLA rd, rt

MIPSDSP

Purpose: Precision Expand two Unsigned Bytes to Fractional Halfword Values

Expand the precision of two unsigned byte values taken from the two left-alternate aligned elements of a quad byte vector to create two Q15 fractional halfword values.

Description: $rd \leftarrow \text{sign_extend}(\text{expand_prec}(rt_{31..24}) \parallel \text{expand_prec}(rt_{15..8}))$

The two left-alternate aligned unsigned integer byte values from the four right-most byte elements in register *rt* are expanded to create two Q15 fractional values that are then written to destination register *rd*. The precision expansion is achieved by pre-pending a single zero bit (for positive sign) to the original byte value and appending seven least-significant zeros to generate each 16-bit fractional value.

The sign of the left-most result is extended into the 32 most-significant bits of the destination register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

$$\begin{aligned} \text{tempB}_{15..0} &\leftarrow 0^1 \parallel \text{GPR}[rt]_{31..24} \parallel 0^7 \\ \text{tempA}_{15..0} &\leftarrow 0^1 \parallel \text{GPR}[rt]_{15..8} \parallel 0^7 \\ \text{GPR}[rd]_{63..0} &\leftarrow (\text{tempB}_{15})^{32} \parallel \text{tempB}_{15..0} \parallel \text{tempA}_{15..0} \end{aligned}$$

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			0 00000			rt			rd		
PRECEQU.PH.QBR 00101			ABSQ_S.PH 010010								
6			5			5			5		

Format: PRECEQU.PH.QBR rd, rt

MIPSDSP

Purpose: Precision Expand two Unsigned Bytes to Fractional Halfword Values

Expand the precision of two unsigned byte values taken from the two right-most elements of a quad byte vector to create two Q15 fractional halfword values.

Description: $rd \leftarrow \text{sign_extend}(\text{expand_prec}(rt_{15..8}) \parallel \text{expand_prec}(rt_{7..0}))$

The two right-most unsigned integer byte values from the four right-most byte elements in register *rt* are expanded to create two Q15 fractional values that are then written to destination register *rd*. The precision expansion is achieved by pre-pending a single zero bit (for positive sign) to the original byte value and appending seven least-significant zeros to generate each 16-bit fractional value.

The sign of the left-most result is extended into the 32 most-significant bits of the destination register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

$$\begin{aligned} \text{tempB}_{15..0} &\leftarrow 0^1 \parallel \text{GPR}[rt]_{15..8} \parallel 0^7 \\ \text{tempA}_{15..0} &\leftarrow 0^1 \parallel \text{GPR}[rt]_{7..0} \parallel 0^7 \\ \text{GPR}[rd]_{63..0} &\leftarrow (\text{tempB}_{15}) \parallel \text{tempB}_{15..0} \parallel \text{tempA}_{15..0} \end{aligned}$$

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			0 00000		rt		rd		PRECEQU.PH.QBRA 00111		ABSQ_S.PH 010010
6			5		5		5		5		6

Format: PRECEQU.PH.QBRA rd, rt

MIPSDSP

Purpose: Precision Expand two Unsigned Bytes to Fractional Halfword Values

Expand the precision of two unsigned byte values taken from the two right-alternate aligned elements of a quad byte vector to create two Q15 fractional halfword values.

Description: $rd \leftarrow \text{sign_extend}(\text{expand_prec}(rt_{23..16}) \parallel \text{expand_prec}(rt_{7..0}))$

The two right-alternate aligned unsigned integer byte values from the four right-most byte elements in register *rt* are expanded to create two Q15 fractional values that are then written to destination register *rd*. The precision expansion is achieved by pre-pending a single zero bit (for positive sign) to the original byte value and appending seven least-significant zeros to generate each 16-bit fractional value.

The sign of the left-most result is extended into the 32 most-significant bits of the destination register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

$$\begin{aligned} \text{tempB}_{15..0} &\leftarrow 0^1 \parallel \text{GPR}[rt]_{23..16} \parallel 0^7 \\ \text{tempA}_{15..0} &\leftarrow 0^1 \parallel \text{GPR}[rt]_{7..0} \parallel 0^7 \\ \text{GPR}[rd]_{63..0} &\leftarrow (\text{tempB}_{15})^{32} \parallel \text{tempB}_{15..0} \parallel \text{tempA}_{15..0} \end{aligned}$$

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			0 00000		rt		rd		PRECEQU.QH.OBL 00100		ABSQ_S.QH 010110
6			5		5		5		5		6

Format: PRECEQU.QH.OBL rd, rt

MIPS64DSP

Purpose: Precision Expand Four Unsigned Bytes to Fractional Halfword Values

Expand the precision of four unsigned byte values taken from the four left-most elements of an octal byte vector to create four Q15 fractional halfword values.

Description: $rd \leftarrow \text{expand_prec}(rt_{63..56}) \parallel \text{expand_prec}(rt_{55..48}) \parallel \text{expand_prec}(rt_{47..40}) \parallel \text{expand_prec}(rt_{39..32})$

The four left-most unsigned integer byte values from the octal byte vector in register *rt* are expanded to create four Q15 fractional values that are then written to destination register *rd*. The precision expansion is achieved by pre-pending a single zero bit (for positive sign) to the original byte value and appending seven least-significant zeros to generate each 16-bit fractional value.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

$$\begin{aligned} \text{tempD}_{15..0} &\leftarrow 0^1 \parallel \text{GPR}[rt]_{63..56} \parallel 0^7 \\ \text{tempC}_{15..0} &\leftarrow 0^1 \parallel \text{GPR}[rt]_{55..48} \parallel 0^7 \\ \text{tempB}_{15..0} &\leftarrow 0^1 \parallel \text{GPR}[rt]_{47..40} \parallel 0^7 \\ \text{tempA}_{15..0} &\leftarrow 0^1 \parallel \text{GPR}[rt]_{39..32} \parallel 0^7 \\ \text{GPR}[rd]_{63..0} &\leftarrow \text{tempD}_{15..0} \parallel \text{tempC}_{15..0} \parallel \text{tempB}_{15..0} \parallel \text{tempA}_{15..0} \end{aligned}$$

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111	0 00000	rt	rd				PRECEQU.QH.OBLA 00110		ABSQ_S.QH 010110		
6	5	5	5				5		6		

Format: PRECEQU.QH.OBLA rd, rt

MIPS64DSP

Purpose: Precision Expand Four Unsigned Bytes to Fractional Halfword Values

Expand the precision of four unsigned byte values taken from the four left-alternate aligned elements of an octal byte vector to create four Q15 fractional halfword values.

Description: $rd \leftarrow \text{expand_prec}(rt_{63..56}) \parallel \text{expand_prec}(rt_{47..40}) \parallel \text{expand_prec}(rt_{31..24}) \parallel \text{expand_prec}(rt_{15..8})$

The four left-alternate aligned unsigned integer byte values from the octal byte vector in register *rt* are expanded to create four Q15 fractional values that are then written to destination register *rd*. The precision expansion is achieved by pre-pending a single zero bit (for positive sign) to the original byte value and appending seven least-significant zeros to generate each 16-bit fractional value.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

$$\begin{aligned} \text{tempD}_{15..0} &\leftarrow 0^1 \parallel \text{GPR}[rt]_{63..56} \parallel 0^7 \\ \text{tempC}_{15..0} &\leftarrow 0^1 \parallel \text{GPR}[rt]_{47..40} \parallel 0^7 \\ \text{tempB}_{15..0} &\leftarrow 0^1 \parallel \text{GPR}[rt]_{31..24} \parallel 0^7 \\ \text{tempA}_{15..0} &\leftarrow 0^1 \parallel \text{GPR}[rt]_{15..8} \parallel 0^7 \\ \text{GPR}[rd]_{63..0} &\leftarrow \text{tempD}_{15..0} \parallel \text{tempC}_{15..0} \parallel \text{tempB}_{15..0} \parallel \text{tempA}_{15..0} \end{aligned}$$

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			0 00000		rt		rd		PRECEQU.QH.OBR 00101		ABSQ_S.QH 010110
6			5		5		5		5		6

Format: PRECEQU.QH.OBR rd, rt

MIPS64DSP

Purpose: Precision Expand Four Unsigned Bytes to Fractional Halfword Values

Expand the precision of four unsigned byte values taken from the four right-most elements of an octal byte vector to create four Q15 fractional halfword values.

Description: $rd \leftarrow \text{expand_prec}(rt_{31..24}) \parallel \text{expand_prec}(rt_{23..16}) \parallel \text{expand_prec}(rt_{15..8}) \parallel \text{expand_prec}(rt_{7..0})$

The four right-most unsigned integer byte values from the octal byte vector in register *rt* are expanded to create four Q15 fractional values that are then written to destination register *rd*. The precision expansion is achieved by pre-pending a single zero bit (for positive sign) to the original byte value and appending seven least-significant zeros to generate each 16-bit fractional value.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

$$\begin{aligned} \text{tempD}_{15..0} &\leftarrow 0^1 \parallel \text{GPR}[rt]_{31..24} \parallel 0^7 \\ \text{tempC}_{15..0} &\leftarrow 0^1 \parallel \text{GPR}[rt]_{23..16} \parallel 0^7 \\ \text{tempB}_{15..0} &\leftarrow 0^1 \parallel \text{GPR}[rt]_{15..8} \parallel 0^7 \\ \text{tempA}_{15..0} &\leftarrow 0^1 \parallel \text{GPR}[rt]_{7..0} \parallel 0^7 \\ \text{GPR}[rd]_{63..0} &\leftarrow \text{tempD}_{15..0} \parallel \text{tempC}_{15..0} \parallel \text{tempB}_{15..0} \parallel \text{tempA}_{15..0} \end{aligned}$$

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			0 00000		rt		rd		PRECEQU.QH.OBRA 00111		ABSQ_S.QH 010110
6			5		5		5		5		6

Format: PRECEQU.QH.OBRA rd, rt

MIPS64DSP

Purpose: Precision Expand Four Unsigned Bytes to Fractional Halfword Values

Expand the precision of four unsigned byte values taken from the four right-alternate aligned elements of an octal byte vector to create four Q15 fractional halfword values.

Description: $rd \leftarrow \text{expand_prec}(rt_{55..48}) \parallel \text{expand_prec}(rt_{39..32}) \parallel \text{expand_prec}(rt_{23..16}) \parallel \text{expand_prec}(rt_{7..0})$

The four right-alternate aligned unsigned integer byte values from the octal byte vector in register *rt* are expanded to create four Q15 fractional values that are then written to destination register *rd*. The precision expansion is achieved by pre-pending a single zero bit (for positive sign) to the original byte value and appending seven least-significant zeros to generate each 16-bit fractional value.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

$$\begin{aligned} \text{tempD}_{15..0} &\leftarrow 0^1 \parallel \text{GPR}[rt]_{55..48} \parallel 0^7 \\ \text{tempC}_{15..0} &\leftarrow 0^1 \parallel \text{GPR}[rt]_{39..32} \parallel 0^7 \\ \text{tempB}_{15..0} &\leftarrow 0^1 \parallel \text{GPR}[rt]_{23..16} \parallel 0^7 \\ \text{tempA}_{15..0} &\leftarrow 0^1 \parallel \text{GPR}[rt]_{7..0} \parallel 0^7 \\ \text{GPR}[rd]_{63..0} &\leftarrow \text{tempD}_{15..0} \parallel \text{tempC}_{15..0} \parallel \text{tempB}_{15..0} \parallel \text{tempA}_{15..0} \end{aligned}$$

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0		
SPECIAL3 011111			0 00000			rt		rd		PRECEU.PH.QBL 11100		ABSQ_S.PH 010010	
6			5			5		5		5		6	

Format: PRECEU.PH.QBL rd, rt

MIPSDSP

Purpose: Precision Expand Two Unsigned Bytes to Unsigned Halfword Values

Expand the precision of two unsigned byte values taken from the two left-most elements of a quad byte vector to create two unsigned halfword values.

Description: $rd \leftarrow \text{sign_extend}(\text{expand_prec8u16}(rt_{31..24}) \parallel \text{expand_prec8u16}(rt_{23..16}))$

The two left-most unsigned integer byte values from the four right-most byte elements in register *rt* are expanded to create two unsigned halfword values that are then written to destination register *rd*. The precision expansion is achieved by pre-pending eight most-significant zeros to each original value to generate each 16 bit unsigned value.

The sign of the left-most result is extended into the 32 most-significant bits of the destination register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

$$\begin{aligned} \text{tempB}_{15..0} &\leftarrow 0^8 \parallel \text{GPR}[rt]_{31..24} \\ \text{tempA}_{15..0} &\leftarrow 0^8 \parallel \text{GPR}[rt]_{23..16} \\ \text{GPR}[rd]_{63..0} &\leftarrow (\text{tempB}_{15})^{32} \parallel \text{tempB}_{15..0} \parallel \text{tempA}_{15..0} \end{aligned}$$

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			0 00000			rt			rd		
PRECEU.PH.QBLA 11110			ABSQ_S.PH 010010								
6			5			5			5		

Format: PRECEU.PH.QBLA rd, rt

MIPSDSP

Purpose: Precision Expand Two Unsigned Bytes to Unsigned Halfword Values

Expand the precision of two unsigned integer byte values taken from the two left-alternate aligned positions of a quad byte vector to create four unsigned halfword values.

Description: $rd \leftarrow \text{sign_extend}(\text{expand_prec8u16}(rt_{31..24}) \parallel \text{expand_prec8u16}(rt_{15..8}))$

The two left-alternate aligned unsigned integer byte values from the four right-most byte elements in register *rt* are each expanded to unsigned halfword values and written to destination register *rd*. The precision expansion is achieved by pre-pending eight most-significant zero bits to the original byte value to generate each 16 bit unsigned halfword value.

The sign of the left-most result is extended into the 32 most-significant bits of the destination register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

$$\begin{aligned} \text{tempB}_{15..0} &\leftarrow 0^8 \parallel \text{GPR}[rt]_{31..24} \\ \text{tempA}_{15..0} &\leftarrow 0^8 \parallel \text{GPR}[rt]_{15..8} \\ \text{GPR}[rd]_{63..0} &\leftarrow (\text{tempB}_{15})^{32} \parallel \text{tempB}_{15..0} \parallel \text{tempA}_{15..0} \end{aligned}$$

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111		0 00000		rt		rd		PRECEU.PH.QBR 11101		ABSQ_S.PH 010010	
6		5		5		5		5		6	

Format: PRECEU.PH.QBR rd, rt

MIPSDSP

Purpose: Precision Expand two Unsigned Bytes to Unsigned Halfword Values

Expand the precision of two unsigned integer byte values taken from the two right-most elements of a quad byte vector to create two unsigned halfword values.

Description: $rd \leftarrow \text{sign_extend}(\text{expand_prec8u16}(rt_{15..8}) \parallel \text{expand_prec8u16}(rt_{7..0}))$

The two right-most unsigned integer byte values from the four right-most byte elements in register *rt* are expanded to create two unsigned halfword values that are then written to destination register *rd*. The precision expansion is achieved by pre-pending eight most-significant zero bits to each original value to generate each 16 bit halfword value.

The sign of the left-most result is extended into the 32 most-significant bits of the destination register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

$$\begin{aligned} \text{tempB}_{15..0} &\leftarrow 0^8 \parallel \text{GPR}[rt]_{15..8} \\ \text{tempA}_{15..0} &\leftarrow 0^8 \parallel \text{GPR}[rt]_{7..0} \\ \text{GPR}[rd]_{63..0} &\leftarrow (\text{tempB}_{15})^{32} \parallel \text{tempB}_{15..0} \parallel \text{tempA}_{15..0} \end{aligned}$$

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			0 00000			rt			rd		
PRECEU.PH.QBRA 11111			ABSQ_S.PH 010010								
6			5			5			5		

Format: PRECEU.PH.QBRA rd, rt

MIPSDSP

Purpose: Precision Expand Two Unsigned Bytes to Unsigned Halfword Values

Expand the precision of two unsigned byte values taken from the two right-alternate aligned positions of a quad byte vector to create two unsigned halfword values.

Description: $rd \leftarrow \text{sign_extend}(\text{expand_prec8u16}(rt_{23..16}) \parallel \text{expand_prec8u16}(rt_{7..0}))$

The two right-alternate aligned unsigned integer byte values from the four right-most byte elements in register *rt* are each expanded to unsigned halfword values and written to destination register *rd*. The precision expansion is achieved by pre-pending eight most-significant zero bits to the original byte value to generate each 16 bit unsigned halfword value.

The sign of the left-most result is extended into the 32 most-significant bits of the destination register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

$$\begin{aligned} \text{tempB}_{15..0} &\leftarrow 0^8 \parallel \text{GPR}[rt]_{23..16} \\ \text{tempA}_{15..0} &\leftarrow 0^8 \parallel \text{GPR}[rt]_{7..0} \\ \text{GPR}[rd]_{63..0} &\leftarrow (\text{tempB}_{15})^{32} \parallel \text{tempB}_{15..0} \parallel \text{tempA}_{15..0} \end{aligned}$$

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0		
SPECIAL3 011111			0 00000			rt		rd		PRECEU.QH.OBL 11100		ABSQ_S.QH 010110	
6			5			5		5		5		6	

Format: PRECEU.QH.OBL rd, rt

MIPS64DSP

Purpose: Precision Expand Four Unsigned Bytes to Unsigned Halfword Values

Expand the precision of four unsigned byte values taken from the four left-most elements of an octal byte vector to create four unsigned halfword values.

Description: $rd \leftarrow \text{expand_prec8u16}(rt_{63..56}) \parallel \text{expand_prec8u16}(rt_{55..48}) \parallel \text{expand_prec8u16}(rt_{47..40}) \parallel \text{expand_prec8u16}(rt_{39..32})$

The four left-most unsigned integer byte values from the octal byte vector in register *rt* are expanded to create four unsigned halfword values that are then written to destination register *rd*. The precision expansion is achieved by pre-pending eight most-significant zeros to each original value to generate each 16 bit unsigned value.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

$$\begin{aligned} \text{tempD}_{15..0} &\leftarrow 0^8 \parallel \text{GPR}[rt]_{63..56} \\ \text{tempC}_{15..0} &\leftarrow 0^8 \parallel \text{GPR}[rt]_{55..48} \\ \text{tempB}_{15..0} &\leftarrow 0^8 \parallel \text{GPR}[rt]_{47..40} \\ \text{tempA}_{15..0} &\leftarrow 0^8 \parallel \text{GPR}[rt]_{39..32} \\ \text{GPR}[rd]_{63..0} &\leftarrow \text{tempD}_{15..0} \parallel \text{tempC}_{15..0} \parallel \text{tempB}_{15..0} \parallel \text{tempA}_{15..0} \end{aligned}$$

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			0 00000			rt			rd		
PRECEU.QH.OBLA 11110			ABSQ_S.QH 010110								
6			5			5			5		

Format: PRECEU.QH.OBLA rd, rt

MIPS64DSP

Purpose: Precision Expand Four Unsigned Bytes to Unsigned Halfword Values

Expand the precision of four unsigned integer byte values taken from the four left-alternate aligned positions of an octal byte vector to create four unsigned halfword values.

Description: $rd \leftarrow \text{expand_prec8u16}(rt_{63..56}) \parallel \text{expand_prec8u16}(rt_{47..40}) \parallel \text{expand_prec8u16}(rt_{31..24}) \parallel \text{expand_prec8u16}(rt_{15..8})$

The four left-alternate aligned unsigned integer byte values from the octal byte vector in register *rt* are each expanded to unsigned halfword values and written to destination register *rd*. The precision expansion is achieved by pre-pending eight most-significant zero bits to the original byte value to generate each 16 bit unsigned halfword value.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempD15..0 ← 08 || GPR[rt]63..56
tempC15..0 ← 08 || GPR[rt]47..40
tempB15..0 ← 08 || GPR[rt]31..24
tempA15..0 ← 08 || GPR[rt]15..8
GPR[rd]63..0 ← tempD15..0 || tempC15..0 || tempB15..0 || tempA15..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			0 00000			rt			rd		
PRECEU.QH.OBR 11101			ABSQ_S.QH 010110								
6			5			5			5		

Format: PRECEU.QH.OBR *rd*, *rt*

MIPS64DSP

Purpose: Precision Expand Four Unsigned Bytes to Unsigned Halfword Values

Expand the precision of four unsigned integer byte values taken from the four right-most elements of an octal byte vector to create four unsigned halfword values.

Description: $rd \leftarrow \text{expand_prec8u16}(rt_{31..24}) \parallel \text{expand_prec8u16}(rt_{23..16}) \parallel \text{expand_prec8u16}(rt_{15..8}) \parallel \text{expand_prec8u16}(rt_{7..0})$

The four right-most unsigned integer byte values from the octal byte vector in register *rt* are expanded to create four unsigned halfword values that are then written to destination register *rd*. The precision expansion is achieved by pre-pending eight most-significant zero bits to each original value to generate each 16 bit halfword value.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempD15..0 ← 08 || GPR[rt]31..24
tempC15..0 ← 08 || GPR[rt]23..16
tempB15..0 ← 08 || GPR[rt]15..8
tempA15..0 ← 08 || GPR[rt]7..0
GPR[rd]63..0 ← tempD15..0 || tempC15..0 || tempB15..0 || tempA15..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			0 00000		rt		rd		PRECEU.QH.OBRA 11111		ABSQ_S.QH 010110
6			5		5		5		5		6

Format: PRECEU.QH.OBRA rd, rt

MIPS64DSP

Purpose: Precision Expand Four Unsigned Bytes to Unsigned Halfword Values

Expand the precision of four unsigned byte values taken from the four right-alternate aligned positions of an octal byte vector to create four unsigned halfword values.

Description: $rd \leftarrow \text{expand_prec8u16}(rt_{55..48}) \parallel \text{expand_prec8u16}(rt_{39..32}) \parallel \text{expand_prec8u16}(rt_{23..16}) \parallel \text{expand_prec8u16}(rt_{7..0})$

The four right-alternate aligned unsigned integer byte values from the octal byte vector in register *rt* are each expanded to unsigned halfword values and written to destination register *rd*. The precision expansion is achieved by pre-pending eight most-significant zero bits to the original byte value to generate each 16 bit unsigned halfword value.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempD15..0 ← 08 || GPR[rt]55..48
tempC15..0 ← 08 || GPR[rt]39..32
tempB15..0 ← 08 || GPR[rt]23..16
tempA15..0 ← 08 || GPR[rt]7..0
GPR[rd]63..0 ← tempD15..0 || tempC15..0 || tempB15..0 || tempA15..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			rs		rt		rd		PRECR.OB.QH 01101		CMPU.EQ.OB 010101
6			5		5		5		5		6

Format: PRECR.OB.QH rd, rs, rt

MIPS64DSP-R2

Purpose: Precision Reduce Eight Integer Halfwords to Eight Bytes

Reduce the precision of eight integer halfwords to eight byte values.

Description: $rd \leftarrow rs_{55..48} || rs_{39..32} || rs_{23..16} || rs_{7..0} || rt_{55..48} || rt_{39..32} || rt_{23..16} || rt_{7..0}$

The 8 least-significant bits from each of the four right-most integer halfword values in registers *rs* and *rt* are taken to produce eight byte-sized results that are written to the eight right-most byte elements in destination register *rd*. The four bytes values obtained from *rs* are written to the four left-most destination byte elements, and the four bytes obtained from *rt* are written to the four right-most destination byte elements.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempH7..0 ← GPR[rs]55..48
tempG7..0 ← GPR[rs]39..32
tempF7..0 ← GPR[rs]23..16
tempE7..0 ← GPR[rs]7..0
tempD7..0 ← GPR[rt]55..48
tempC7..0 ← GPR[rt]39..32
tempB7..0 ← GPR[rt]23..16
tempA7..0 ← GPR[rt]7..0
GPR[rd]63..0 ← tempH7..0 || tempG7..0 || tempF7..0 || tempE7..0 || tempD7..0 ||
tempC7..0 || tempB7..0 || tempA7..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			rs		rt		rd		PRECR.QB.PH 01101		CMPU.EQ.QB 010001
6			5		5		5		5		6

Format: PRECR.QB.PH rd, rs, rt

MIPSDSP-R2

Purpose: Precision Reduce Four Integer Halfwords to Four Bytes

Reduce the precision of four integer halfwords to four byte values.

Description: $rd \leftarrow \text{sign_extend}(rs_{23..16} \parallel rs_{7..0} \parallel rt_{23..16} \parallel rt_{7..0})$

The 8 least-significant bits from each of the two right-most integer halfword values in registers *rs* and *rt* are taken to produce four byte-sized results that are written to the four right-most byte elements in destination register *rd*. The two bytes values obtained from *rs* are written to the two left-most destination byte elements, and the two bytes obtained from *rt* are written to the two right-most destination byte elements.

The sign of the left-most byte result is extended into the 32 most-significant bits of the destination register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempD7..0 ← GPR[rs]23..16
tempC7..0 ← GPR[rs]7..0
tempB7..0 ← GPR[rt]23..16
tempA7..0 ← GPR[rt]7..0
GPR[rd]63..0 ← (tempD7)32 || tempD7..0 || tempC7..0 || tempB7..0 || tempA7..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL3 011111	rs	rt	sa	PRECR_SRA.PH.W 11110	CMPU.EQ.QB 010001	
SPECIAL3 011111	rs	rt	sa	PRECR_SRA_R.PH.W 11111	CMPU.EQ.QB 010001	
6	5	5	5	5	6	

Format: PRECR_SRA[_R].PH.W
 PRECR_SRA.PH.W rt, rs, sa
 PRECR_SRA_R.PH.W rt, rs, sa

MIPSDSP-R2
MIPSDSP-R2

Purpose: Precision Reduce Two Integer Words to Halfwords after a Right Shift

Do an arithmetic right shift of two integer words with optional rounding, and then reduce the precision to halfwords.

Description: $rt \leftarrow \text{sign_extend}((\text{round}(rt \gg \text{shift}))_{15..0} \parallel (\text{round}(rs \gg \text{shift}))_{15..0})$

The two right-most words in registers *rs* and *rt* are right shifted arithmetically by the specified shift amount *sa* to create interim results. The 16 least-significant bits of each interim result are then written to the corresponding elements of destination register *rt*.

In the rounding version of the instruction, a value of 1 is added at the most-significant discarded bit position after the shift is performed. The 16 least-significant bits of each interim result are then written to the corresponding elements of destination register *rt*.

The shift amount *sa* is interpreted as a five-bit unsigned integer taking values between 0 and 31.

The sign of the left-most halfword result is extended into the 32 most-significant bits of destination register *rt*.

This instruction does not write any bits of the *ouflag* field in the *DSPControl* register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

PRECR_SRA.PH.W
  if (sa4..0 = 0) then
    tempB15..0 ← GPR[rt]15..0
    tempA15..0 ← GPR[rs]15..0
  else
    tempB15..0 ← ( (GPR[rt]31)sa || GPR[rt]31..sa )
    tempA15..0 ← ( (GPR[rs]31)sa || GPR[rs]31..sa )
  endif
  GPR[rt]63..0 ← (tempB15)32 || tempB15..0 || tempA15..0

PRECR_SRA_R.PH.W
  if (sa4..0 = 0) then
    tempB16..0 ← ( GPR[rt]15..0 || 0 )
    tempA16..0 ← ( GPR[rs]15..0 || 0 )
  else
    tempB32..0 ← ( (GPR[rt]31)sa || GPR[rt]31..sa-1 ) + 1
    tempA32..0 ← ( (GPR[rs]31)sa || GPR[rs]31..sa-1 ) + 1
  endif
  GPR[rt]63..0 ← (tempB16)32 || tempB16..1 || tempA16..1

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL3 011111	rs	rt	sa	PRECR_SRA.QH.PW 11110	CMPU.EQ.OB 010101	
SPECIAL3 011111	rs	rt	sa	PRECR_SRA_R.QH.PW 11111	CMPU.EQ.OB 010101	
6	5	5	5	5	6	

Format: PRECR_SRA[_R].QH.PW

PRECR_SRA.QH.PW *rt*, *rs*, *sa*

PRECR_SRA_R.QH.PW *rt*, *rs*, *sa*

MIPS64DSP-R2

MIPS64DSP-R2

Purpose: Precision Reduce Four Integer Words to Halfwords after a Right Shift

Do an arithmetic right shift of four integer words with optional rounding, and then reduce the precision to halfwords.

Description: $rt \leftarrow (\text{round}(rt_{63..31} \gg \text{shift}))_{15..0} \parallel (\text{round}(rs_{63..31} \gg \text{shift}))_{15..0} \parallel (\text{round}(rt_{31..0} \gg \text{shift}))_{15..0} \parallel (\text{round}(rs_{31..0} \gg \text{shift}))_{15..0}$

The four words in registers *rs* and *rt* are right shifted arithmetically by the specified shift amount *sa* to create interim results. The 16 least-significant bits of each interim result are then written to the corresponding elements of destination register *rt*.

In the rounding version of the instruction, a value of 1 is added at the most-significant discarded bit position after the shift is performed. The 16 least-significant bits of each interim result are then written to the corresponding elements of destination register *rt*.

The shift amount *sa* is interpreted as a five-bit unsigned integer taking values between 0 and 31.

This instruction does not write any bits of the *ouflag* field in the *DSPControl* register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

PRECR_SRA.QH.PW
  if (sa4..0 = 0) then
    tempD15..0 ← GPR[rt]47..32
    tempC15..0 ← GPR[rt]15..0
    tempB15..0 ← GPR[rs]47..32
    tempA15..0 ← GPR[rs]15..0
  else
    tempD31..0 ← ( (GPR[rt]63)sa || GPR[rt]63..63-sa )
    tempC31..0 ← ( (GPR[rt]31)sa || GPR[rt]31..sa )
    tempB31..0 ← ( (GPR[rs]63)sa || GPR[rs]63..63-sa )
    tempA31..0 ← ( (GPR[rs]31)sa || GPR[rs]31..sa )
  endif
  GPR[rt]63..0 ← tempD15..0 || tempC15..0 || tempB15..0 || tempA15..0

PRECR_SRA_R.QH.PW
  if (sa4..0 = 0) then
    tempD16..0 ← ( GPR[rt]47..32 || 0 )
    tempC16..0 ← ( GPR[rt]15..0 || 0 )
    tempB16..0 ← ( GPR[rs]47..32 || 0 )

```

```

    tempA16..0 ← ( GPR[rs]15..0 || 0 )
else
    tempD32..0 ← ( (GPR[rt]63)sa || GPR[rt]63..63-sa-1 ) + 1
    tempC32..0 ← ( (GPR[rt]31)sa || GPR[rt]31..sa-1 ) + 1
    tempB32..0 ← ( (GPR[rs]63)sa || GPR[rs]63..63-sa-1 ) + 1
    tempA32..0 ← ( (GPR[rs]31)sa || GPR[rs]31..sa-1 ) + 1
endif
GPR[rt]63..0 ← tempD16..1 || tempC16..1 || tempB16..1 || tempA16..1

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL3 011111	rs	rt	rd	PRECQRQ.OB.QH 01100	CMPU.EQ.OB 010101	
6	5	5	5	5	6	

Format: PRECQRQ.OB.QH rd, rs, rt

MIPS64DSP

Purpose: Precision Reduce Fractional Halfwords to Fractional Bytes

Reduce the precision of eight fractional halfwords to produce eight fractional byte values.

Description: $rd \leftarrow rs_{63..56} || rs_{47..40} || rs_{31..24} || rs_{15..8} || rt_{63..56} || rt_{47..40} || rt_{31..24} || rt_{15..8}$

The eight most-significant bits from each of eight Q15 fractional values in registers *rs* and *rt* are written to the *rd* register, creating eight Q7 fractional values. The four halfwords from the *rs* register are used to create the four left-most Q7 fractional values in *rd*, and the four halfwords from the *rt* register are used to create the four right-most values.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:


```

tempH7..0 ← GPR[rs]63..56
tempG7..0 ← GPR[rs]47..40
tempF7..0 ← GPR[rs]31..24
tempE7..0 ← GPR[rs]15..8
tempD7..0 ← GPR[rt]63..56
tempC7..0 ← GPR[rt]47..40
tempB7..0 ← GPR[rt]31..24
tempA7..0 ← GPR[rt]15..8
GPR[rd]63..0 ← tempH7..0 || tempG7..0 || tempF7..0 || tempE7..0 || tempD7..0 ||
tempC7..0 || tempB7..0 || tempA7..0

```

Exceptions:

Reserved Instruction, DSP Disabled



Format: PRECQ.PH.W rd, rs, rt **MIPSDSP**

Purpose: Precision Reduce Fractional Words to Fractional Halfwords
 Reduce the precision of two fractional words to produce two fractional halfword values.

Description: $rd \leftarrow \text{sign_extend}(rt_{31..16} \parallel rs_{31..16})$
 The 16 most-significant bits from each of the right-most Q31 fractional word values in registers *rs* and *rt* are written to destination register *rd*, creating a vector of two Q15 fractional values. The right-most fractional word from the *rs* register is used to create the left-most Q15 fractional value in *rd*, and the right-most fractional word from the *rt* register is used to create the right-most Q15 fractional value.
 The sign of the left-most halfword result is sign-extended into the 32 most-significant bits of the destination register.

Restrictions:
 No data-dependent exceptions are possible.
 The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

$$\begin{aligned} \text{tempB}_{15..0} &\leftarrow \text{GPR}[rs]_{31..16} \\ \text{tempA}_{15..0} &\leftarrow \text{GPR}[rt]_{31..16} \\ \text{GPR}[rd]_{63..0} &\leftarrow (\text{tempB}_{15})^{32} \parallel \text{tempB}_{15..0} \parallel \text{tempA}_{15..0} \end{aligned}$$

Exceptions:
 Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			rs		rt		rd		PRECQ.PW.L 11100		CMPU.EQ.OB 010101
6			5		5		5		5		6

Format: PRECQ.PW.L rd, rs, rt

MIPS64DSP

Purpose: Precision Reduce Fractional Doublewords to Fractional Words

Reduce the precision of two fractional doublewords to produce two fractional word values.

Description: $rd \leftarrow rs_{63..32} \parallel rt_{63..32}$

The 32 most-significant bits from each of two Q63 fractional values in registers *rs* and *rt* are written to the *rd* register, creating two Q31 fractional values. The doubleword in the *rs* register is used to create the left-most Q31 fractional value in *rd*, and the doubleword from the *rt* register is used to create the right-most value.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempB31..0 ← GPR[rs]63..32
tempA31..0 ← GPR[rt]63..32
GPR[rd]63..0 ← tempB31..0 || tempA31..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111				rs		rt		rd		PRECQ.QB.PH 01100	CMPU.EQ.QB 010001
6				5		5		5		5	

Format: PRECQ.QB.PH rd, rs, rt

MIPSDSP

Purpose: Precision Reduce Four Fractional Halfwords to Four Bytes

Reduce the precision of four fractional halfwords to four byte values.

Description: $rd \leftarrow \text{sign_extend}(rs_{31..24} \parallel rs_{15..8} \parallel rt_{31..24} \parallel rt_{15..8})$

The two right-most Q15 fractional values in each of registers *rs* and *rt* are truncated by dropping the eight least significant bits from each value to produce four fractional byte values. The four fractional byte values are written to the four right-most byte elements of destination register *rd*. The two values obtained from register *rt* are placed in the two right-most byte positions in the destination register, and the two values obtained from register *rs* are placed in the two remaining byte positions.

The sign of the left-most result is extended into the 32 most-significant bits of the destination register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempD7..0 ← GPR[rs]31..24
tempC7..0 ← GPR[rs]15..8
tempB7..0 ← GPR[rt]31..24
tempA7..0 ← GPR[rt]15..8
GPR[rd]63..0 ← (tempD7)32 || tempD7..0 || tempC7..0 || tempB7..0 || tempA7..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111	rs		rt		rd		PRECRQ_RS.PH.W 10101		CMPU.EQ.QB 010001		
6	5		5		5		5		6		

Format: PRECRQ_RS.PH.W rd, rs, rt

MIPSDSP

Purpose: Precision Reduce Fractional Words to Halfwords With Rounding and Saturation

Reduce the precision of two fractional words to produce two fractional halfword values, with rounding and saturation.

Description: $rd \leftarrow \text{sign_extend}(\text{truncQ15SatRound}(rs_{31..0}) \parallel \text{truncQ15SatRound}(rt_{31..0}))$

The two right-most Q31 fractional word values in each of registers *rs* and *rt* are used to create two Q15 fractional halfword values that are written to the two right-most halfword elements in destination register *rd*. The right-most fractional word from the *rs* register is used to create the left-most Q15 fractional halfword result in *rd*, and the right-most fractional word from the *rt* register is used to create the right-most halfword value.

Each input Q31 fractional value is rounded and saturated before being truncated to create the Q15 fractional halfword result. First, the value 0x00008000 is added to the input Q31 value to round even, creating an interim rounded result. If this addition causes overflow, the interim rounded result is saturated to the maximum Q31 value (0x7FFFFFFF hexadecimal). Then, the 16 least-significant bits of the interim rounded and saturated result are discarded and the 16 most-significant bits are written to the destination register in the appropriate position.

The sign of the left-most halfword result is sign-extended into the 32 most-significant bits of the destination register.

If either of the rounding operations results in overflow and saturation, a 1 is written to bit 22 in the *DSPControl* register within the *ouflag* field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempB15..0 ← trunc16Sat16Round( GPR[rs]31..0 )
tempA15..0 ← trunc16Sat16Round( GPR[rt]31..0 )
GPR[rd]63..0 ← (tempB15)32 || tempB15..0 || tempA15..0

function trunc16Sat16Round( a31..0 )
    temp32..0 ← ( a31 || a31..0 ) + 0x00008000
    if ( temp32 ≠ temp31 ) then
        temp32..0 ← 0 || 0x7FFFFFFF
        DSPControlouflag:22 ← 1
    endif
    return temp31..16
endfunction trunc16Sat16Round
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			rs		rt		rd		PRECRQ.QH.PW 10100		CMPU.EQ.OB 010101
6			5		5		5		5		6

Format: PRECRQ.QH.PW rd, rs, rt

MIPS64DSP

Purpose: Precision Reduce Fractional Words to Fractional Halfwords

Reduce the precision of four fractional words to produce four fractional halfword values.

Description: $rd \leftarrow rs_{63..48} \parallel rs_{31..16} \parallel rt_{63..48} \parallel rt_{31..16}$

The 16 most-significant bits from each of four Q31 fractional halfword values in registers *rs* and *rt* are written to the *rd* register, creating a vector of four Q15 fractional values. The two fractional words from the *rs* register are used to create the two left-most Q15 fractional values in *rd*, and the two fractional words from the *rt* register are used to create the two right-most values.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempD15..0 ← GPR[rs]63..48
tempC15..0 ← GPR[rs]31..16
tempB15..0 ← GPR[rt]63..48
tempA15..0 ← GPR[rt]31..16
GPR[rd]63..0 ← tempD15..0 || tempC15..0 || tempB15..0 || tempA15..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL3 011111	rs	rt	rd	PRECRQ_RS.QH.PW 10101	CMPU.EQ.OB 010101	
6	5	5	5	5	6	

Format: PRECRQ_RS.QH.PW rd, rs, rt

MIPS64DSP

Purpose: Precision Reduce Fractional Words to Halfwords With Rounding and Saturation

Reduce the precision of four fractional words to produce four fractional halfword values, with rounding and saturation.

Description: $rd \leftarrow \text{truncQ15SatRound}(rs_{63..48}) \parallel \text{truncQ15SatRound}(rs_{31..16}) \parallel \text{truncQ15SatRound}(rt_{63..48}) \parallel \text{truncQ15SatRound}(rt_{31..16})$

The four Q31 fractional word values in registers *rs* and *rt* are used to create four Q15 fractional halfword values that are written to the *rd* register. The two fractional words from the *rs* register are used to create the two left-most Q15 fractional halfword values in *rd*, and the two fractional words from register *rt* are used to create the two right-most halfword values.

Each input Q31 fractional value is rounded and saturated before being truncated to create the Q15 fractional halfword result. First, the value 0x00008000 is added to the input Q31 value to round even, creating an interim rounded result. If this addition causes overflow, the interim rounded result is saturated to the maximum Q31 value (0x7FFFFFFF hexadecimal). Then, the 16 least-significant bits of the interim rounded and saturated result are discarded and the 16 most-significant bits are written to the destination register in the appropriate position.

If any of the rounding operations results in overflow and saturation, a 1 is written to bit 22 in the *DSPControl* register within the *ouflag* field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempD15..0 ← trunc16Sat16Round( GPR[rs]63..32 )
tempC15..0 ← trunc16Sat16Round( GPR[rs]31..0 )
tempB15..0 ← trunc16Sat16Round( GPR[rt]63..32 )
tempA15..0 ← trunc16Sat16Round( GPR[rt]31..0 )
GPR[rd]63..0 ← tempD15..0 || tempC15..0 || tempB15..0 || tempA15..0
```

```
function trunc16Sat16Round( a31..0 )
    temp32..0 ← ( a31 || a31..0 ) + 0x00008000
    if ( temp32 ≠ temp31 ) then
        temp32..0 ← 0 || 0x7FFFFFFF
        DSPControl_ouflag:22 ← 1
    endif
    return temp31..16
endfunction trunc16Sat16Round
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL3 011111	rs	rt	rd	PRECRQU_S.QB.PH 01111	CMPU.EQ.QB 010001	
6	5	5	5	5	6	

Format: PRECRQU_S.QB.PH rd, rs, rt

MIPSDSP

Purpose: Precision Reduce Fractional Halfwords to Unsigned Bytes With Saturation

Reduce the precision of four fractional halfwords with saturation to produce four unsigned byte values, with saturation.

Description: $rd \leftarrow \text{sign_extend}(\text{sat}(\text{reduce_prec}(rs_{31..16})) \parallel \text{sat}(\text{reduce_prec}(rs_{15..0})) \parallel \text{sat}(\text{reduce_prec}(rt_{31..16})) \parallel \text{sat}(\text{reduce_prec}(rt_{15..0})))$

The four right-most Q15 fractional halfwords from registers *rs* and *rt* are used to create four unsigned byte values that are written to corresponding elements of destination register *rd*. The two right-most halfwords from the *rs* register and the two right-most halfwords from the *rt* register are used to create the four unsigned byte values.

Each unsigned byte value is created from the Q15 fractional halfword input value after first examining the sign and magnitude of the halfword. If the sign of the halfword value is positive and the value is greater than 0x7F80 hexadecimal, the result is clamped to the maximum positive 8-bit value (255 decimal, 0xFF hexadecimal). If the sign of the halfword value is negative, the result is clamped to the minimum positive 8-bit value (0 decimal, 0x00 hexadecimal). Otherwise, the sign bit is discarded from the input and the result is taken from the eight most-significant bits that remain.

If clamping was needed to produce any of the unsigned output values, bit 22 of the *DSPControl* register is set to 1.

The sign of the left-most unsigned byte result is sign-extended into the 32 most-significant bits of destination register *rd*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempD7..0 ← sat8ReducePrecision( GPR[rs]31..16 )
tempC7..0 ← sat8ReducePrecision( GPR[rs]15..0 )
tempB7..0 ← sat8ReducePrecision( GPR[rt]31..16 )
tempA7..0 ← sat8ReducePrecision( GPR[rt]15..0 )
GPR[rd]63..0 ← (tempD7)32 || tempD7..0 || tempC7..0 || tempB7..0 || tempA7..0
```

```
function sat8ReducePrecision( a15..0 )
    sign ← a15
    mag14..0 ← a14..0
    if ( sign = 0 ) then
        if ( mag14..0 > 0x7F80 ) then
            temp7..0 ← 0xFF
            DSPControl_ouflag:22 ← 1
        else
            temp7..0 ← mag14..7
        endif
    else
        temp7..0 ← 0x00
```

```
        DSPControl_ouflag:22 ← 1
    endif
    return temp7..0
endfunction sat8ReducePrecision
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0	
SPECIAL3 011111			rs		rt		rd		PRECRQU_S.OB.QH 01111		CMPU.EQ.OB 010101	
6			5		5		5		5		6	

Format: PREC_RQU_S.OB.QH rd, rs, rt

MIPS64DSP

Purpose: Precision Reduce Fractional Halfwords to Unsigned Bytes With Saturation

Reduce the precision of eight fractional halfwords with saturation to produce eight unsigned byte values, with saturation.

Description: $rd \leftarrow \text{sat}(\text{reduce_prec}(rs_{63..48})) \parallel \text{sat}(\text{reduce_prec}(rs_{47..32})) \parallel \text{sat}(\text{reduce_prec}(rs_{31..16})) \parallel \text{sat}(\text{reduce_prec}(rs_{15..0})) \parallel \text{sat}(\text{reduce_prec}(rt_{63..48})) \parallel \text{sat}(\text{reduce_prec}(rt_{47..32})) \parallel \text{sat}(\text{reduce_prec}(rt_{31..16})) \parallel \text{sat}(\text{reduce_prec}(rt_{15..0}))$

The eight Q15 fractional halfwords in registers *rs* and *rt* are used to create eight unsigned byte values that are written to the *rd* register. The four halfwords from the *rs* register are used to create the four left-most unsigned byte values in *rd*, and the four halfwords from the *rt* register are used to create the four right-most unsigned byte values.

Each unsigned byte value is created from the Q15 fractional halfword input value after first examining the sign and magnitude of the halfword. If the sign of the halfword value is positive and the value is greater than 0x7F80 hexadecimal, the result is clamped to the maximum positive 8-bit value (255 decimal, 0xFF hexadecimal). If the sign of the halfword value is negative, the result is clamped to the minimum positive 8-bit value (0 decimal, 0x00 hexadecimal). Otherwise, the sign bit is discarded from the input and the result is taken from the eight most-significant bits that remain.

If clamping was needed to produce any of the unsigned output values, bit 22 of the *DSPControl* register is set to 1.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:


```
tempH7..0 ← sat8ReducePrecision( GPR[rs]63..48 )
tempG7..0 ← sat8ReducePrecision( GPR[rs]47..32 )
tempF7..0 ← sat8ReducePrecision( GPR[rs]31..16 )
tempE7..0 ← sat8ReducePrecision( GPR[rs]15..0 )
tempD7..0 ← sat8ReducePrecision( GPR[rt]63..48 )
tempC7..0 ← sat8ReducePrecision( GPR[rt]47..32 )
tempB7..0 ← sat8ReducePrecision( GPR[rt]31..16 )
tempA7..0 ← sat8ReducePrecision( GPR[rt]15..0 )
GPR[rd]63..0 ← tempH7..0 || tempG7..0 || tempF7..0 || tempE7..0 || tempD7..0 ||
tempC7..0 || tempB7..0 || tempA7..0
```

```
function sat8ReducePrecision( a15..0 )
    sign ← a15
    mag14..0 ← a14..0
    if ( sign = 0 ) then
        if ( mag14..0 > 0x7F80 ) then
            temp7..0 ← 0xFF
            DSPControl_ouflag:22 ← 1
        else
            temp7..0 ← mag14..7
```

```
        endif
    else
        temp7..0 ← 0x00
        DSPControl_ouflag:22 ← 1
    endif
    return temp7..0
endfunction sat8ReducePrecision
```

Exceptions:

Reserved Instruction, DSP Disabled



Format: PREPEND *rt*, *rs*, *sa*

MIPSDSP-R2

Purpose: Right Shift and Prepend Bits to the MSB

Logically right-shift the first source register, replacing the bits emptied by the shift with bits from the source register.

Description: $rt \leftarrow \text{sign_extend}(rs_{sa-1..0} \parallel (rt \gg sa))$

The right-most word value in register *rt* is logically right-shifted by the specified shift amount *sa*, and *sa* bits from the least-significant positions of register *rs* are written into the *sa* most-significant bits emptied by the shift. The result is then sign-extended to 64 bits and written to destination register *rt*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

if ( sa4..0 = 0 ) then
    temp31..0 ← GPR[rt]31..0
else
    temp31..0 ← ( GPR[rs]sa-1..0 || GPR[rt]31..sa )
endif
GPR[rt]63..0 = (temp31)32 || temp31..0

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			rs		rt		sa		PREPENDD 00011		DAPPEND 110101
6			5		5		5		5		6

Format: PREPENDD *rt*, *rs*, *sa*

MIPS64DSP-R2

Purpose: Right Shift and Prepend Bits to the MSB

Logically right-shift the first source register, replacing the bits emptied by the shift with bits from the source register.

Description: $rt \leftarrow rs_{\text{shift}-1..0} \parallel (rt_{63..0} \gg \text{shift})$

The doubleword value in register *rt* is logically right-shifted by the specified shift amount *shift*, and *shift* bits from the least-significant positions of register *rs* are written into the *shift* most-significant bits emptied by the shift. The result is then written to destination register *rt*.

The *shift* argument is provided by the instruction argument, *sa*, interpreted as an unsigned five-bit integer and biased by 32, allowing shift amounts between 32 and 63.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

shift5..0 ← 1 || sa4..0
if ( shift5..0 = 0 ) then
    temp63..0 ← GPR[rt]63..0
else
    temp63..0 ← ( GPR[rs]shift-1..0 || GPR[rt]63..shift )
endif
GPR[rt]63..0 = temp63..0

```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

This instruction biases the shift argument, *sa*, by 32, allowing between 32 and 63 bits (inclusive) to be prepended. To prepend between 0 and 31 bits into a 64-bit register, use the PREPENDW instruction. To prepend between 0 and 31 bits into a 32-bit register, or the 32 least-significant bits of a 64-bit register, use the PREPEND instruction.

31	26	25	21	20	16	15	11	10	6	5	0	
SPECIAL3 011111			rs		rt		sa		PREPENDW 00001		DAPPEND 110101	
6			5		5		5		5		6	

Format: PREPENDW *rt*, *rs*, *sa*

MIPS64DSP-R2

Purpose: Right Shift and Prepend Bits to the MSB

Logically right-shift the first source register, replacing the bits emptied by the shift with bits from the source register.

Description: $rt \leftarrow rs_{\text{shift}-1..0} \parallel (rt_{63..0} \gg \text{shift})$

The doubleword value in register *rt* is logically right-shifted by the specified shift amount *shift*, and *shift* bits from the least-significant positions of register *rs* are written into the *shift* most-significant bits emptied by the shift. The result is then written to destination register *rt*.

The *shift* argument is provided by the instruction argument, *sa*, interpreted as an unsigned five-bit integer allowing shift amounts between 0 and 31.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

shift5..0 ← 0 || sa4..0
if ( shift5..0 = 0 ) then
    temp63..0 ← GPR[rt]63..0
else
    temp63..0 ← ( GPR[rs]shift-1..0 || GPR[rt]63..shift )
endif
GPR[rt]63..0 = temp63..0

```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

This instruction allows between 0 and 31 bits (inclusive) to be prepended to a 64-bit register. To prepend between 32 and 63 bits into a 64-bit register, use the PREPENDD instruction. To prepend between 0 and 31 bits into a 32-bit register, or the 32 least-significant bits of a 64-bit register, use the PREPEND instruction.

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			rs		0 00000		rd		RADDU.L.OB 10100		ADDU.OB 010100
6			5		5		5		5		6

Format: RADDU.L.OB rd, rs

MIPS64DSP

Purpose: Unsigned Reduction Add Vector Octal Bytes

Reduction add of eight unsigned byte values in a vector register to produce an unsigned doubleword result.

Description: $rd \leftarrow \text{zero_extend}(rs_{63..56} + rs_{55..48} + rs_{47..40} + rs_{39..32} + rs_{31..24} + rs_{23..16} + rs_{15..8} + rs_{7..0})$

The eight unsigned byte elements in register *rs* are summed, zero-extended to create an unsigned doubleword result that is written to register *rd*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

$$\begin{aligned} \text{temp}_{10..0} &\leftarrow (0^3 \parallel \text{GPR}[rs]_{63..56} + (0^3 \parallel \text{GPR}[rs]_{55..48}) + (0^3 \parallel \text{GPR}[rs]_{47..40}) + \\ &(0^3 \parallel \text{GPR}[rs]_{39..32}) + (0^3 \parallel \text{GPR}[rs]_{31..24}) + (0^3 \parallel \text{GPR}[rs]_{23..16}) + \\ &(0^3 \parallel \text{GPR}[rs]_{15..8}) + (0^3 \parallel \text{GPR}[rs]_{7..0}) \\ \text{GPR}[rd]_{63..0} &\leftarrow \text{zero_extend}(\text{temp}_{10..0}) \end{aligned}$$

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			rs		0 00000		rd		RADDU.W.QB 10100		ADDU.QB 010000
6			5		5		5		5		6

Format: RADDU.W.QB rd, rs

MIPSDSP

Purpose: Unsigned Reduction Add Vector Quad Bytes

Reduction add of four unsigned byte values in a vector register to produce an unsigned word result.

Description: $rd \leftarrow \text{zero_extend}(rs_{31..24} + rs_{23..16} + rs_{15..8} + rs_{7..0})$

The four right-most unsigned byte elements in register *rs* are added together as unsigned 8-bit values, and the result is zero extended to a doubleword and written to register *rd*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

$$\begin{aligned} \text{temp}_{9..0} &\leftarrow (0^2 \parallel \text{GPR}[rs]_{31..24}) + (0^2 \parallel \text{GPR}[rs]_{23..16}) + (0^2 \parallel \text{GPR}[rs]_{15..8}) + \\ &\quad (0^2 \parallel \text{GPR}[rs]_{7..0}) \\ \text{GPR}[rd]_{63..0} &\leftarrow 0^{(\text{GPRLEN}-10)} \parallel \text{temp}_{9..0} \end{aligned}$$

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	16	15	11	10	6	5	0
SPECIAL3 011111	mask				rd		RDDSP 10010	EXTR.W 111000	
6	10				5		5	6	

Format: RDDSP
 RDDSP rd, mask
 RDDSP rd

**MIPSDSP
 Assembly Idiom**

Purpose: Read DSPControl Register Fields to a GPR

To copy selected fields from the special-purpose *DSPControl* register to the specified GPR.

Description: $rd \leftarrow \text{select}(\text{mask}, \text{DSPControl})$

Selected fields in the special register *DSPControl* are copied into the corresponding bits of destination register *rd*. Each of bits 0 through 5 of the *mask* operand corresponds to a specific field in the *DSPControl* register. A mask bit value of 1 indicates that the bits from the corresponding field in *DSPControl* will be copied into the same bit positions in register *rd*, and a mask bit value of 0 indicates that the corresponding bit positions in *rd* will be set to zero. Bits 6 through 9 of the *mask* operand are ignored.

The table below shows the correspondence between the bits in the *mask* operand and the fields in the *DSPControl* register; mask bit 0 is the least-significant bit in *mask*.

Bit	31	24	23	16	15	14	13	12	7	6	0
DSPControl field	ccond		ouflag		0	EFI	C	scount		pos	
Mask bit	4		3			5	2	1		0	

For example, to copy only the bits from the *scount* field in *DSPControl*, the value of the *mask* operand used will be 2 decimal (0x02 hexadecimal). After execution of the instruction, bits 7 through 12 of register *rd* will have the value of bits 7 through 12 from the *scount* field in *DSPControl*. The remaining bits in register *rd* will be set to zero.

The one-operand version of the instruction provides a convenient assembly idiom that allows the programmer to read all fields in the *DSPControl* register into the destination register, i.e., it is equivalent to specifying a *mask* value of 31 decimal (0x1F hexadecimal).

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

temp63..0 ← 064
if ( mask0 = 1 ) then
    temp6..0 ← DSPControlpos:6..0
endif
if ( mask1 = 1 ) then
    temp12..7 ← DSPControlscount:12..7
endif
if ( mask2 = 1 ) then
    temp13 ← DSPControlc:13
endif
if ( mask3 = 1 ) then
    temp23..16 ← DSPControlouflag:23..16

```

```
endif
if ( mask4 = 1 ) then
    temp31..24 ← DSPControlccond:31..24
endif
if ( mask5 = 1 ) then
    temp14 ← DSPControlefi:14
endif

GPR[rd]63..0 ← temp63..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	16	15	11	10	6	5	0
SPECIAL3 011111	0 00	immediate	rd	REPL.OB 00010	ABSQ_S.QH 010110				
6	2	8	5	5	6				

Format: REPL.OB rd, immediate

MIPS64DSP

Purpose: Replicate Immediate Integer into all Vector Element Positions

Replicate a immediate byte into all elements of an eight byte vector.

Description: $rd \leftarrow \text{immediate} \parallel \text{immediate} \parallel \text{immediate} \parallel \text{immediate} \parallel \text{immediate} \parallel \text{immediate} \parallel \text{immediate} \parallel \text{immediate}$

The specified eight-bit signed immediate value is replicated into the eight byte positions in destination register *rd*.

Restrictions:

No data-dependent exceptions are possible.


The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
temp7..0 ← immediate7..0
GPR[rd]63..0 ← temp7..0 || temp7..0 || temp7..0 || temp7..0 || temp7..0 || temp7..0 || temp7..0 || temp7..0
```

Exceptions:

Reserved Instruction, DSP Disabled



Format: REPL.PH rd, immediate

MIPSDSP

Purpose: Replicate Immediate Integer into all Vector Element Positions

Replicate a sign-extended, 10-bit signed immediate integer value into the two right-most halfwords in a halfword vector.

Description: $rd \leftarrow \text{sign_extend}(\text{sign_extend}(\text{immediate}) \parallel \text{sign_extend}(\text{immediate}))$

The specified 10-bit signed immediate integer value is sign-extended to 16 bits and replicated into the two right-most halfword positions in destination register *rd*.

The sign of the immediate value is sign-extended into the 32 most-significant bits of the destination register.

Restrictions:

No data-dependent exceptions are possible.


The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

$$\begin{aligned} \text{temp}_{15..0} &\leftarrow (\text{immediate}_9)^6 \parallel \text{immediate}_{9..0} \\ \text{GPR}[rd]_{63..0} &\leftarrow (\text{temp}_{15..0})^{32} \parallel \text{temp}_{15..0} \parallel \text{temp}_{15..0} \end{aligned}$$

Exceptions:

Reserved Instruction, DSP Disabled



Format: REPL.PW rd, immediate

MIPS64DSP

Purpose: Replicate Immediate Integer into all Vector Element Positions

Replicate a sign-extended 10-bit immediate integer value into the two word elements of a paired word vector.

Description: $rd \leftarrow \text{sign_extend32}(\text{immediate}_{9..0}) \parallel \text{sign_extend32}(\text{immediate}_{9..0})$

The specified 10-bit signed immediate value is sign-extended to 32 bits and replicated into the two word elements in destination register *rd*.

Restrictions:

No data-dependent exceptions are possible.


The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

$$\begin{aligned} \text{temp}_{31..0} &\leftarrow (\text{immediate}_9)^{22} \parallel \text{immediate}_{9..0} \\ \text{GPR}[rd]_{63..0} &\leftarrow \text{temp}_{31..0} \parallel \text{temp}_{31..0} \end{aligned}$$

Exceptions:

Reserved Instruction, DSP Disabled



Format: REPL.QB rd, immediate

MIPSDSP

Purpose: Replicate Immediate Integer into all Vector Element Positions

Replicate a immediate byte into all elements of a quad byte vector.

Description: $rd \leftarrow \text{sign_extend}(\text{immediate} \parallel \text{immediate} \parallel \text{immediate} \parallel \text{immediate})$

The specified 8-bit signed immediate value is replicated into the four right-most byte elements of destination register *rd*.

The sign of the immediate value is extended into the 32 most-significant bits of the destination register.

Restrictions:

No data-dependent exceptions are possible.


The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

$$\begin{aligned} \text{temp}_{7..0} &\leftarrow \text{immediate}_{7..0} \\ \text{GPR}[rd]_{63..0} &\leftarrow (\text{temp}_7)^{32} \parallel \text{temp}_{7..0} \parallel \text{temp}_{7..0} \parallel \text{temp}_{7..0} \parallel \text{temp}_{7..0} \end{aligned}$$

Exceptions:

Reserved Instruction, DSP Disabled



Format: REPL.QH rd, immediate

MIPS64DSP

Purpose: Replicate Immediate Integer into all Vector Element Positions

Replicate a sign-extended, 10-bit signed immediate integer value into the four halfwords in a quad halfword vector.

Description: $rd \leftarrow \text{sign_extend16}(\text{immediate}_{9..0}) \parallel \text{sign_extend16}(\text{immediate}_{9..0}) \parallel \text{sign_extend16}(\text{immediate}_{9..0}) \parallel \text{sign_extend16}(\text{immediate}_{9..0})$

The specified 10-bit signed immediate integer value is sign-extended to 16 bits and replicated into each of the four halfword elements in destination register *rd*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

$$\begin{aligned} \text{temp}_{15..0} &\leftarrow (\text{immediate}_9)^6 \parallel \text{sign_extend16}(\text{immediate}_{9..0}) \\ \text{GPR}[rd]_{63..0} &\leftarrow \text{temp}_{15..0} \parallel \text{temp}_{15..0} \parallel \text{temp}_{15..0} \parallel \text{temp}_{15..0} \end{aligned}$$

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			0		rt		rd		REPLV.OB 00011		ABSQ_S.QH 010110
6			5		5		5		5		6

Format: REPLV.OB rd, rt

MIPS64DSP

Purpose: Replicate Byte into all Vector Element Positions

Replicate a variable byte into all elements of an octal byte vector.

Description: $rd \leftarrow rt_{7..0} || rt_{7..0} || rt_{7..0} || rt_{7..0} || rt_{7..0} || rt_{7..0} || rt_{7..0} || rt_{7..0}$

The right-most byte value in register *rt* is replicated into the eight byte elements of destination register *rd*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
temp7..0 ← GPR[rt]7..0
GPR[rd]63..0 ← temp7..0 || temp7..0 || temp7..0 || temp7..0 || temp7..0 || temp7..0 || temp7..0 || temp7..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			0 00000		rt		rd		REPLV.PH 01011		ABSQ_S.PH 010010
6			5		5		5		5		6

Format: REPLV.PH rd, rt

MIPSDSP

Purpose: Replicate a Halfword into all Vector Element Positions

Replicate a variable halfword into the right-most elements of a halfword vector.

Description: $rd \leftarrow \text{sign_extend}(rt_{15..0} \parallel rt_{15..0})$

The right-most halfword value in register *rt* is replicated into the two right-most halfword elements of destination register *rd*.

The sign of the source halfword is extended into the 32 most-significant bits of the destination register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

$$\begin{aligned} \text{temp}_{15..0} &\leftarrow \text{GPR}[rt]_{15..0} \\ \text{GPR}[rd]_{63..0} &\leftarrow (\text{temp}_{15..0})^{32} \parallel \text{temp}_{15..0} \parallel \text{temp}_{15..0} \end{aligned}$$

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			0 00000		rt		rd		REPLV.PW 10011		ABSQ_S.QH 010110
6			5		5		5		5		6

Format: REPLV.PW rd, rt

MIPS64DSP

Purpose: Replicate Word into all Vector Element Positions

Replicate a variable word into all elements of a word vector.

Description: $rd \leftarrow rt_{31..0} \parallel rt_{31..0}$

The right-most word in register *rt* is replicated into the two word elements of destination register *rd*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
temp31..0 ← GPR[rt]31..0
GPR[rd]63..0 ← temp31..0 || temp31..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			0 00000		rt		rd		REPLV.QB 00011		ABSQ_S.PH 010010
6			5		5		5		5		6

Format: REPLV.QB rd, rt

MIPSDSP

Purpose: Replicate Byte into all Vector Element Positions

Replicate a variable byte into all elements of a quad byte vector.

Description: $rd \leftarrow \text{sign_extend}(rt_{7..0} \parallel rt_{7..0} \parallel rt_{7..0} \parallel rt_{7..0})$

The right-most byte value in register *rt* is replicated into the four right-most byte elements of destination register *rd*.

The sign of the source byte value is extended into the 32 most-significant bits of the destination register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

$$\begin{aligned} \text{temp}_{7..0} &\leftarrow \text{GPR}[rt]_{7..0} \\ \text{GPR}[rd]_{63..0} &\leftarrow (\text{temp}_7)^{32} \parallel \text{temp}_{7..0} \parallel \text{temp}_{7..0} \parallel \text{temp}_{7..0} \parallel \text{temp}_{7..0} \end{aligned}$$

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			0 00000		rt		rd		REPLV.QH 01011		ABSQ_S.QH 010110
6			5		5		5		5		6

Format: REPLV.QH rd, rt

MIPS64DSP

Purpose: Replicate a Halfword into all Vector Element Positions

Replicate a variable halfword into all elements of a quad halfword vector.

Description: $rd \leftarrow rt_{15..0} \parallel rt_{15..0} \parallel rt_{15..0} \parallel rt_{15..0}$

The right-most halfword value in register *rt* is replicated into the four halfword elements of destination register *rd*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
temp15..0 ← GPR[rt]15..0
GPR[rd]63..0 ← temp15..0 || temp15..0 || temp15..0 || temp15..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	20	19	16	15	13	12	11	10	6	5	0
SPECIAL3 011111		shift		0 0000		0 000		ac		SHILO 11010		EXTR.W 111000	
6		6		4		3		2		5		6	

Format: SHILO *ac*, *shift***MIPSDSP****Purpose:** Shift an Accumulator Value Leaving the Result in the Same AccumulatorShift the *HI/LO* paired value in a 64-bit accumulator either left or right, leaving the result in the same accumulator.**Description:** $ac \leftarrow (\text{shift} \geq 0) ? (ac \gg \text{shift}) : (ac \ll -\text{shift})$

The *HI/LO* register pair is treated as a single 64-bit accumulator that is shifted logically by *shift* bits, with the result of the shift written back to the source accumulator. The *shift* argument is a six-bit signed integer value: a positive argument results in a right shift of up to 31 bits, and a negative argument results in a left shift of up to 32 bits.

The value of *ac* can range from 0 to 3. When *ac*=0, this refers to the original *HI/LO* register pair of the MIPS64 architecture.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

sign ← shift5
shift5..0 ← ( sign = 0 ? shift5..0 : -shift5..0 )
if ( shift5..0 = 0 ) then
    temp63..0 ← (HI[ac]31..0 || LO[ac]31..0)
else
    if (sign = 0) then
        temp63..0 ← 0shift || (( HI[ac]31..0 || LO[ac]31..0 ) >> shift )
    else
        temp63..0 ← (( HI[ac]31..0 || LO[ac]31..0 ) << shift ) || 0shift
    endif
endif
(HI[ac]63..0 || LO[ac]63..0 ) ← (temp63)64 || temp63..32 || (temp63)64 || temp31..0

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	24	23	21	20	16	15	11	10	6	5	0
SPECIAL3 011111	0 00	sa	rt	rd	SHLL.OB 00000	SHLL.OB 010111							
6	2	3	5	5	5	6							

Format: SHLL.OB rd, rt, sa

MIPS64DSP

Purpose: Shift Left Logical Vector Octal Bytes

Element-wise left shift of eight independent bytes in a vector data type by a fixed number of bits.

Description: $rd \leftarrow (rt_{63..56} \ll sa) \parallel (rt_{55..48} \ll sa) \parallel (rt_{47..40} \ll sa) \parallel (rt_{39..32} \ll sa) \parallel (rt_{31..24} \ll sa) \parallel (rt_{23..16} \ll sa) \parallel (rt_{15..8} \ll sa) \parallel (rt_{7..0} \ll sa)$

The eight byte values in register *rt* are each independently shifted left by *sa* bits and the *sa* least-significant bits of each value are set to zero. The eight independent results are then written to the corresponding byte elements of destination register *rd*.

This instruction writes a 1 to bit 22 in the *DSPControl* register in the *ouflag* field if any of the left shift operations results in an overflow.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempH7..0 ← shift8Left( GPR[rt]63..56, sa2..0 )
tempG7..0 ← shift8Left( GPR[rt]55..48, sa2..0 )
tempF7..0 ← shift8Left( GPR[rt]47..40, sa2..0 )
tempE7..0 ← shift8Left( GPR[rt]39..32, sa2..0 )
tempD7..0 ← shift8Left( GPR[rt]31..24, sa2..0 )
tempC7..0 ← shift8Left( GPR[rt]23..16, sa2..0 )
tempB7..0 ← shift8Left( GPR[rt]15..8, sa2..0 )
tempA7..0 ← shift8Left( GPR[rt]7..0, sa2..0 )
GPR[rd]63..0 ← tempH7..0 || tempG7..0 || tempF7..0 || tempE7..0 || tempD7..0 ||
tempC7..0 || tempB7..0 || tempA7..0
```

```
function shift8Left( a7..0, s2..0 )
    if ( s2..0 = 0 ) then
        temp7..0 ← a7..0
    else
        sign ← a7
        temp7..0 ← ( a7-s..0 || 0s )
        discard7..0 ← ( sign(8-s) || a7..7-(s-1) )
        if (( discard7..0 ≠ 0x00 ) and ( discard7..0 ≠ 0xFF )) then
            DSPControlouflag:22 ← 1
        endif
    endif
    return temp7..0
endfunction shift8Left
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	13	12	11	10	6	5	0
SPECIAL3 011111		rs		0 00000		0 000		ac		SHILOV 11011		EXTR.W 111000	
6		5		5		3		2		5		6	

Format: SHILOV *ac*, *rs***MIPSDSP****Purpose:** Variable Shift of Accumulator Value Leaving the Result in the Same Accumulator

Shift the *HI/LO* paired value in an accumulator either left or right by the amount specified in a GPR, leaving the result in the same accumulator.

Description: $ac \leftarrow (GPR[rs]_{6..0} \geq 0) ? (ac \gg GPR[rs]_{6..0}) : (ac \ll -GPR[rs]_{6..0})$

The *HI/LO* register pair is treated as a single 64-bit accumulator that is shifted logically by *shift* bits, with the result of the shift written back to the source accumulator. The *shift* argument is provided by the six least-significant bits of register *rs*; the remaining bits of *rs* are ignored. The *shift* argument is interpreted as a six-bit signed integer: a positive argument results in a right shift of up to 31 bits, and a negative argument results in a left shift of up to 32 bits.

The value of *ac* can range from 0 to 3. When *ac*=0, this refers to the original *HI/LO* register pair of the MIPS64 architecture.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

sign ← GPR[rs]5
shift5..0 ← ( sign = 0 ? GPR[rs]5..0 : -GPR[rs]5..0 )
if ( shift5..0 = 0 ) then
    temp63..0 ← ( HI[ac]31..0 || LO[ac]31..0 )
else
    if ( sign = 0 ) then
        temp63..0 ← 0shift || (( HI[ac]31..0 || LO[ac]31..0 ) >> shift )
    else
        temp63..0 ← (( HI[ac]31..0 || LO[ac]31..0 ) << shift ) || 0shift
    endif
endif
( HI[ac]63..0 || LO[ac]63..0 ) ← (temp63)64 || temp63..32 || (temp63)64 || temp31..0

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	24	23	21	20	16	15	11	10	6	5	0
SPECIAL3 011111				0 00	sa		rt		rd		SHLL.QB 00000		SHLL.QB 010011
6				2	3		5		5		5		6

Format: SHLL.QB rd, rt, sa

MIPSDSP

Purpose: Shift Left Logical Vector Quad Bytes

Element-wise left shift of four independent bytes in a vector data type by a fixed number of bits.

Description: $rd \leftarrow \text{sign_extend}((rt_{31..24} \ll sa) \parallel (rt_{23..16} \ll sa) \parallel (rt_{15..8} \ll sa) \parallel (rt_{7..0} \ll sa))$

The four right-most byte values in register *rt* are each independently shifted left by *sa* bits and the *sa* least significant bits of each value are set to zero. The four independent results are then written to the corresponding byte elements of destination register *rd*.

The sign of the left-most byte result is extended into the 32 most-significant bits of the destination register.

This instruction writes a 1 to bit 22 in the *DSPControl* register in the *ouflag* field if any of the left shift operations results in an overflow.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempD7..0 ← shift8Left( GPR[rt]31..24, sa2..0 )
tempC7..0 ← shift8Left( GPR[rt]23..16, sa2..0 )
tempB7..0 ← shift8Left( GPR[rt]15..8, sa2..0 )
tempA7..0 ← shift8Left( GPR[rt]7..0, sa2..0 )
GPR[rd]63..0 ← (tempD7)32 || tempD7..0 || tempC7..0 || tempB7..0 || tempA7..0
```

```
function shift8Left( a7..0, s2..0 )
  if ( s2..0 = 0 ) then
    temp7..0 ← a7..0
  else
    sign ← a7
    temp7..0 ← ( a7-s..0 || 0s )
    discard7..0 ← ( sign(8-s) || a6..6-(s-1) )
    if ( discard7..0 ≠ 0x00 ) then
      DSPControlouflag:22 ← 1
    endif
  endif
  return temp7..0
endfunction shift8Left
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	24	21	20	16	15	11	10	6	5	0
SPECIAL3 011111	0	sa		rt		rd		SHLL.PH 01000		SHLL.QB 010011		
SPECIAL3 011111	0	sa		rt		rd		SHLL_S.PH 01100		SHLL.QB 010011		
6	1	4		5		5		5		6		

Format: SHLL[_S].PH
 SHLL.PH rd, rt, sa
 SHLL_S.PH rd, rt, sa

MIPSDSP
 MIPSDSP

Purpose: Shift Left Logical Vector Pair Halfwords

Element-wise shift of two independent halfwords in a vector data type by a fixed number of bits, with optional saturation.

Description: $rd \leftarrow \text{sign_extend}(\text{sat16}(rt_{31..16} \ll sa) \parallel (rt_{15..0} \ll sa))$

The two right-most halfword values in register *rt* are each independently shifted left, inserting zeros into the least-significant bit positions emptied by the shift. In the saturating version of the instruction, if the shift results in an overflow the intermediate result is saturated to either the maximum positive or the minimum negative 16-bit value, depending on the sign of the original unshifted value. The two independent results are then written to the corresponding halfword elements of destination register *rd*.

The sign of the left-most halfword result is extended into the 32 most-significant bits of the destination register.

This instruction writes a 1 to bit 22 in the *DSPControl* register in the *ouflag* field if any of the left shift operations results in an overflow or saturation.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
SHLL.PH
    tempB15..0 ← shift16Left( GPR[rt]31..16, sa )
    tempA15..0 ← shift16Left( GPR[rt]15..0, sa )
    GPR[rd]63..0 ← (tempB15)32 || tempB15..0 || tempA15..0

SHLL_S.PH
    tempB15..0 ← sat16ShiftLeft( GPR[rt]31..16, sa )
    tempA15..0 ← sat16ShiftLeft( GPR[rt]15..0, sa )
    GPR[rd]63..0 ← (tempB15)32 || tempB15..0 || tempA15..0

function shift16Left( a15..0, s3..0 )
    if ( s3..0 = 0 ) then
        temp15..0 ← a15..0
    else
        sign ← a15
        temp15..0 ← ( a15-s..0 || 0s )
        discard15..0 ← ( sign(16-s) || a14..14-(s-1) )
        if (( discard15..0 ≠ 0x0000 ) and ( discard15..0 ≠ 0xFFFF )) then
            DSPControlouflag:22 ← 1
```

```

        endif
    endif
    return temp15..0
endfunction shift16Left

function sat16ShiftLeft( a15..0, s3..0 )
    if ( s3..0 = 0 ) then
        temp15..0 ← a15..0
    else
        sign ← a15
        temp15..0 ← ( a15-s..0 || 0s )
        discard15..0 ← ( sign(16-s) || a14..14-(s-1) )
        if ( ( discard15..0 ≠ 0x0000 ) and ( discard15..0 ≠ 0xFFFF ) ) then
            temp15..0 ← ( sign = 0 ? 0x7FFF : 0x8000 )
            DSPControlouflag:22 ← 1
        endif
    endif
    return temp15..0
endfunction sat16ShiftLeft

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL3 011111	sa	rt	rd	SHLL.PW 10000	SHLL.OB 010111	
SPECIAL3 011111	sa	rt	rd	SHLL_S.PW 10100	SHLL.OB 010111	
6	5	5	5	5	6	

Format: SHLL[_S].PW
 SHLL.PW rd, rt, sa
 SHLL_S.PW rd, rt, sa

MIPS64DSP
MIPS64DSP

Purpose: Shift Left Logical Vector Pair Words

Element-wise shift of two independent words in a vector data type by a fixed number of bits, with optional saturation.

Description: $rd \leftarrow \text{sat32}(rt_{63..32} \ll sa) \parallel \text{sat32}(rt_{31..0} \ll sa)$

The two word values in register *rt* are each independently shifted left, inserting zeros into the least-significant bit positions emptied by the shift. In the saturating version of the instruction, if the shift results in an overflow the intermediate result is saturated to either the maximum positive or the minimum negative 32-bit value, depending on the sign of the original unshifted value. The two independent results are then written to the corresponding word elements of destination register *rd*.

This instruction writes a 1 to bit 22 in the *DSPControl* register in the *ouflag* field if either of the left shift operations results in an overflow or saturation.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

SHLL.PW
    tempB31..0 ← shift32Left( GPR[rt]63..32, sa4..0 )
    tempA31..0 ← shift32Left( GPR[rt]31..0, sa4..0 )
    GPR[rd]63..0 ← tempB31..0 || tempA31..0

SHLL_S.PW
    tempB31..0 ← sat32ShiftLeft( GPR[rt]63..32, sa4..0 )
    tempA31..0 ← sat32ShiftLeft( GPR[rt]31..0, sa4..0 )
    GPR[rd]63..0 ← tempB31..0 || tempA31..0

function shift32Left( a31..0, s4..0 )
    if ( s4..0 = 0 ) then
        temp31..0 ← a31..0
    else
        sign ← a31
        temp31..0 ← ( a31-s..0 || 0s )
        discard31..0 ← ( sign(32-s) || a31..31-(s-1) )
        if ( ( discard31..0 ≠ 0x00000000 ) and ( discard31..0 ≠ 0xFFFFFFFF ) ) then
            DSPControlouflag:22 ← 1
        endif
    endif
    return temp31..0

```

```

endfunction shift32Left

function sat32ShiftLeft( a31..0, s4..0 )
  if ( s4..0 = 0 ) then
    temp31..0 ← a31..0
  else
    sign ← a31
    temp31..0 ← ( a31-s..0 || 0s )
    discard31..0 ← ( sign(32-s) || a31..31-(s-1) )
    if (( discard31..0 ≠ 0x00000000 ) and ( discard31..0 ≠ 0xFFFFFFFF )) then
      temp31..0 ← ( sign = 0 ? 0x7FFFFFFF : 0x80000000 )
      DSPControlouflag:22 ← 1
    endif
  endif
  return temp31..0
endfunction sat32ShiftLeft

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	24	21	20	16	15	11	10	6	5	0
SPECIAL3 011111	0	sa		rt		rd		SHLL.QH 01000		SHLL.OB 010111		
SPECIAL3 011111	0	sa		rt		rd		SHLL_S.QH 01100		SHLL.OB 010111		
6	1	4		5		5		5		6		

Format: SHLL[_S].QH
 SHLL.QH rd, rt, sa
 SHLL_S.QH rd, rt, sa

MIPS64DSP
 MIPS64DSP

Purpose: Shift Left Logical Vector Quad Halfwords

Element-wise shift of four independent halfwords in a vector data type by a fixed number of bits, with optional saturation.

Description: $rd \leftarrow \text{sat16}(rt_{63..48} \ll sa) \parallel \text{sat16}(rt_{47..32} \ll sa) \parallel \text{sat16}(rt_{31..16} \ll sa) \parallel (rt_{15..0} \ll sa)$

The four halfword values in register *rt* are each independently shifted left, inserting zeros into the least-significant bit positions emptied by the shift. In the saturating version of the instruction, if the shift results in an overflow the intermediate result is saturated to either the maximum positive or the minimum negative 16-bit value, depending on the sign of the original unshifted value. The four independent results are then written to the corresponding halfword elements of destination register *rd*.

This instruction writes a 1 to bit 22 in the *DSPControl* register in the *ouflag* field if any of the left shift operations results in an overflow or saturation.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
SHLL.QH
tempD15..0 ← shift16Left( GPR[rt]63..48, sa3..0 )
tempC15..0 ← shift16Left( GPR[rt]47..32, sa3..0 )
tempB15..0 ← shift16Left( GPR[rt]31..16, sa3..0 )
tempA15..0 ← shift16Left( GPR[rt]15..0, sa3..0 )
GPR[rd]63..0 ← tempD15..0 || tempC15..0 || tempB15..0 || tempA15..0
```

```
SHLL_S.QH
tempD15..0 ← sat16ShiftLeft( GPR[rt]63..48, sa3..0 )
tempC15..0 ← sat16ShiftLeft( GPR[rt]47..32, sa3..0 )
tempB15..0 ← sat16ShiftLeft( GPR[rt]31..16, sa3..0 )
tempA15..0 ← sat16ShiftLeft( GPR[rt]15..0, sa3..0 )
GPR[rd]63..0 ← tempD15..0 || tempC15..0 || tempB15..0 || tempA15..0
```

```
function shift16Left( a15..0, s3..0 )
  if ( s3..0 = 0 ) then
    temp15..0 ← a15..0
  else
    sign ← a15
    temp15..0 ← ( a15-s..0 || 0s )
```

```

        discard15..0 ← ( sign(16-s) || a15..15-(s-1) )
        if ( ( discard15..0 ≠ 0x0000 ) and ( discard15..0 ≠ 0xFFFF ) ) then
            DSPControlouflag:22 ← 1
        endif
    endif
    return temp15..0
endfunction shift16Left

function sat16ShiftLeft( a15..0, s3..0 )
    if ( s3..0 = 0 ) then
        temp15..0 ← a15..0
    else
        sign ← a15
        temp15..0 ← ( a15-s..0 || 0s )
        discard15..0 ← ( sign(16-s) || a15..15-s )
        if ( ( discard15..0 ≠ 0x0000 ) and ( discard15..0 ≠ 0xFFFF ) ) then
            temp15..0 ← ( sign = 0 ? 0x7FFF : 0x8000 )
            DSPControlouflag:22 ← 1
        endif
    endif
    return temp15..0
endfunction sat16ShiftLeft

```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

To do a logical left shift of a halfword in a register without saturation, use the MIPS64 SLL instruction.

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111		sa		rt		rd		SHLL_S.W 10100		SHLL.QB 010011	
6		5		5		5		5		6	

Format: SHLL_S.W rd, rt, sa

MIPSDSP

Purpose: Shift Left Logical Word with Saturation

To execute a left shift of a word with saturation by a fixed number of bits.

Description: $rd \leftarrow \text{sign_extend}(\text{sat32}(rt \ll sa))$

The right-most 32-bit word in register *rt* is shifted left by *sa* bits, with zeros inserted into the bit positions emptied by the shift. If the shift results in a signed overflow, the shifted result is saturated to either the maximum positive (hexadecimal 0x7FFFFFFF) or minimum negative (hexadecimal 0x80000000) 32-bit value, depending on the sign of the original unshifted value. The shifted result is then sign-extended to 64 bits and written to destination register *rd*.

The instruction's *sa* field specifies the shift value, interpreted as a five-bit unsigned integer.

If the shift operation results in an overflow and saturation, this instruction writes a 1 to bit 22 of the *DSPControl* register within the *ouflag* field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

temp31..0 ← sat32ShiftLeft( GPR[rt]31..0, sa4..0 )
GPR[rd]63..0 ← (temp31)32 || temp31..0

function sat32ShiftLeft( a31..0, s4..0 )
  if ( s = 0 ) then
    temp31..0 ← a
  else
    sign ← a31
    temp31..0 ← ( a31-s..0 || 0s )
    discard31..0 ← ( sign(32-s) || a30..30-(s-1) )
    if ( ( discard31..0 ≠ 0x00000000 ) and ( discard31..0 ≠ 0xFFFFFFFF ) ) then
      temp31..0 ← ( sign = 0 ? 0x7FFFFFFF : 0x80000000 )
      DSPControlouflag:22 ← 1
    endif
  endif
  return temp31..0
endfunction sat32ShiftLeft

```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

To do a logical left shift of a word in a register without saturation, use the MIPS64 SLL instruction.

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL3 011111	rs	rt	rd	SHLLV.OB 00010	SHLL.OB 010111	
6	5	5	5	5	6	

Format: SHLLV.OB rd, rt, rs

MIPS64DSP

Purpose: Shift Left Logical Variable Vector Octal Bytes

Element-wise left shift of eight independent bytes in a vector data type by a variable number of bits.

Description: $rd \leftarrow (rt_{63..56} \ll rs_{2..0}) \parallel (rt_{55..48} \ll rs_{2..0}) \parallel (rt_{47..40} \ll rs_{2..0}) \parallel (rt_{39..32} \ll rs_{2..0}) \parallel (rt_{31..24} \ll rs_{2..0}) \parallel (rt_{23..16} \ll rs_{2..0}) \parallel (rt_{15..8} \ll rs_{2..0}) \parallel (rt_{7..0} \ll rs_{2..0})$

The eight byte values in register *rt* are each independently shifted left by *sa* bits, inserting zeros into the least-significant bit positions emptied by the shift. The eight independent results are then written to the corresponding byte elements of destination register *rd*.

The three least-significant bits of *rs* provide the shift value, interpreted as an unsigned integer; the remaining bits of *rs* are ignored.

This instruction writes a 1 to bit 22 in the *DSPControl* register in the *ouflag* field if any of the left shift operations results in an overflow.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempH7..0 ← shift8Left( GPR[rt]63..56, GPR[rs]2..0 )
tempG7..0 ← shift8Left( GPR[rt]55..48, GPR[rs]2..0 )
tempF7..0 ← shift8Left( GPR[rt]47..40, GPR[rs]2..0 )
tempE7..0 ← shift8Left( GPR[rt]39..32, GPR[rs]2..0 )
tempD7..0 ← shift8Left( GPR[rt]31..24, GPR[rs]2..0 )
tempC7..0 ← shift8Left( GPR[rt]23..16, GPR[rs]2..0 )
tempB7..0 ← shift8Left( GPR[rt]15..8, GPR[rs]2..0 )
tempA7..0 ← shift8Left( GPR[rt]7..0, GPR[rs]2..0 )
GPR[rd]63..0 ← tempH7..0 || tempG7..0 || tempF7..0 || tempE7..0 || tempD7..0 ||
tempC7..0 || tempB7..0 || tempA7..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL3 011111	rs	rt	rd	SHLLV.PH 01010	SHLL.QB 010011	
SPECIAL3 011111	rs	rt	rd	SHLLV_S.PH 01110	SHLL.QB 010011	
6	5	5	5	5	6	

Format: SHLLV[_S].PH
 SHLLV.PH rd, rt, rs
 SHLLV_S.PH rd, rt, rs

MIPSDSP
 MIPSDSP

Purpose: Shift Left Logical Variable Vector Pair Halfwords

Element-wise left shift of the two right-most independent halfwords in a vector data type by a variable number of bits, with optional saturation.

Description: $rd \leftarrow \text{sign_extend}(\text{sat16}(\text{rt}_{31..16} \ll \text{rs}_{3..0}) \parallel \text{sat16}(\text{rt}_{15..0} \ll \text{rs}_{3..0}))$

The two right-most halfword values in register *rt* are each independently shifted left by *shift* bits, inserting zeros into the least-significant bit positions emptied by the shift. In the saturating version of the instruction, if the shift results in an overflow the intermediate result is saturated to either the maximum positive or the minimum negative 16-bit value, depending on the sign of the original unshifted value. The two independent results are then written to the corresponding halfword elements of destination register *rd*.

The sign of the left-most halfword result is extended into the 32 most significant bits of destination register *rd*.

The four least-significant bits of *rs* provide the shift value, interpreted as a four-bit unsigned integer; the remaining bits of *rs* are ignored.

This instruction writes a 1 to bit 22 in the *DSPControl* register in the ouflag field if any of the left shift operations results in an overflow or saturation.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
SHLLV.PH
tempB15..0 ← shift16Left( GPR[rt]31..16, GPR[rs]3..0 )
tempA15..0 ← shift16Left( GPR[rt]15..0, GPR[rs]3..0 )
GPR[rd]63..0 ← (tempB15)32 || tempB15..0 || tempA15..0

SHLLV_S.PH
tempB15..0 ← sat16ShiftLeft( GPR[rt]31..16, GPR[rs]3..0 )
tempA15..0 ← sat16ShiftLeft( GPR[rt]15..0, GPR[rs]3..0 )
GPR[rd]63..0 ← (tempB15)32 || tempB15..0 || tempA15..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL3 011111	rs	rt	rd	SHLLV.PW 10010	SHLL.OB 010111	
SPECIAL3 011111	rs	rt	rd	SHLLV_S.PW 10110	SHLL.OB 010111	
6	5	5	5	5	6	

Format: SHLLV[_S].PW
 SHLLV.PW rd, rt, rs
 SHLLV_S.PW rd, rt, rs

MIPS64DSP
 MIPS64DSP

Purpose: Shift Left Logical Variable Vector Pair Words

Element-wise left shift of two independent words in a vector data type by a variable number of bits, with optional saturation.

Description: $rd \leftarrow \text{sat32}(rt_{63..32} \ll rs_{4..0}) \mid \mid \text{sat32}(rt_{31..0} \ll rs_{4..0})$

The two word values in register *rt* are each independently shifted left, inserting zeros into the least-significant bit positions emptied by the shift. In the saturating version of the instruction, if the shift results in an overflow the intermediate result is saturated to either the maximum positive or the minimum negative 32-bit value, depending on the sign of the original unshifted value. The two independent results are then written to the corresponding word elements of destination register *rd*.

The five least-significant bits of *rs* provide the shift value, interpreted as a five-bit unsigned integer; the remaining bits of *rs* are ignored.

This instruction writes a 1 to bit 22 in the *DSPControl* register in the *ouflag* field if either of the left shift operations results in an overflow or saturation.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
SHLLV.PW
    tempB31..0 ← shift32Left( GPR[rt]63..32, GPR[rs]4..0 )
    tempA31..0 ← shift32Left( GPR[rt]31..0, GPR[rs]4..0 )
    GPR[rd]63..0 ← tempB31..0 || tempA31..0

SHLLV_S.PW
    tempB31..0 ← sat32ShiftLeft( GPR[rt]63..32, GPR[rs]4..0 )
    tempA31..0 ← sat32ShiftLeft( GPR[rt]31..0, GPR[rs]4..0 )
    GPR[rd]63..0 ← tempB31..0 || tempA31..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL3 011111	rs	rt	rd	SHLLV.QH 01010	SHLL.OB 010111	
SPECIAL3 011111	rs	rt	rd	SHLLV_S.QH 01110	SHLL.OB 010111	
6	5	5	5	5	6	

Format: SHLLV[_S].QH
 SHLLV.QH rd, rt, rs
 SHLLV_S.QH rd, rt, rs

MIPS64DSP
MIPS64DSP

Purpose: Shift Left Logical Variable Vector Quad Halfwords

Element-wise left shift of four independent halfwords in a vector data type by a variable number of bits, with optional saturation.

Description: $rd \leftarrow \text{sat16}(rt_{63..48} \ll rs_{3..0}) \mid \mid \text{sat16}(rt_{47..32} \ll rs_{3..0}) \mid \mid \text{sat16}(rt_{31..16} \ll rs_{3..0}) \mid \mid \text{sat16}(rt_{15..0} \ll rs_{3..0})$

The four halfword values in register *rt* are each independently shifted left, inserting zeros into the least-significant bit positions emptied by the shift. In the saturating version of the instruction, if the shift results in an overflow the intermediate result is saturated to either the maximum positive or the minimum negative 16-bit value, depending on the sign of the original unshifted value. The four independent results are then written to the corresponding halfword elements of destination register *rd*.

The four least-significant bits of *rs* are used as the shift value, interpreted as a four-bit unsigned integer; the remaining bits of *rs* are ignored.

This instruction writes a 1 to bit 22 in the *DSPControl* register in the *ouflag* field if any of the left shift operations results in an overflow or saturation.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
SHLLV.QH
tempD15..0 ← shift16Left( GPR[rt]63..48, GPR[rs]3..0 )
tempC15..0 ← shift16Left( GPR[rt]47..32, GPR[rs]3..0 )
tempB15..0 ← shift16Left( GPR[rt]31..16, GPR[rs]3..0 )
tempA15..0 ← shift16Left( GPR[rt]15..0, GPR[rs]3..0 )
GPR[rd]63..0 ← tempD15..0 || tempC15..0 || tempB15..0 || tempA15..0

SHLLV_S.QH
tempD15..0 ← sat16ShiftLeft( GPR[rt]63..48, GPR[rs]3..0 )
tempC15..0 ← sat16ShiftLeft( GPR[rt]47..32, GPR[rs]3..0 )
tempB15..0 ← sat16ShiftLeft( GPR[rt]31..16, GPR[rs]3..0 )
tempA15..0 ← sat16ShiftLeft( GPR[rt]15..0, GPR[rs]3..0 )
GPR[rd]63..0 ← tempD15..0 || tempC15..0 || tempB15..0 || tempA15..0
```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

To do a logical left shift of a halfword in a register without saturation, use the MIPS64 SLL instruction.

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111				rs		rt		rd		SHLLV.QB 00010	SHLL.QB 010011
6				5		5		5		5	6

Format: SHLLV.QB rd, rt, rs

MIPSDSP

Purpose: Shift Left Logical Variable Vector Quad Bytes

Element-wise left shift of four independent bytes in a vector data type by a variable number of bits.

Description: $rd \leftarrow \text{sign_extend}((rt_{31..24} \ll rs_{2..0}) \parallel (rt_{23..16} \ll rs_{2..0}) \parallel (rt_{15..8} \ll rs_{2..0}) \parallel (rt_{7..0} \ll rs_{2..0}))$

The four right-most byte values in register *rt* are each independently shifted left by *sa* bits, inserting zeros into the least-significant bit positions emptied by the shift. The four independent results are then written to the corresponding byte elements of destination register *rd*.

The sign of the left-most byte result is extended into the 32 most-significant bits of the destination register.

The three least-significant bits of *rs* provide the shift value, interpreted as a three-bit unsigned integer; the remaining bits of *rs* are ignored.

This instruction writes a 1 to bit 22 in the *DSPControl* register in the *ouflag* field if any of the left shift operations results in an overflow.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempD7..0 ← shift8Left( GPR[rt]31..24, GPR[rs]2..0 )
tempC7..0 ← shift8Left( GPR[rt]23..16, GPR[rs]2..0 )
tempB7..0 ← shift8Left( GPR[rt]15..8, GPR[rs]2..0 )
tempA7..0 ← shift8Left( GPR[rt]7..0, GPR[rs]2..0 )
GPR[rd]63..0 ← (tempD7)32 || tempD7..0 || tempC7..0 || tempB7..0 || tempA7..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111		rs		rt		rd		SHLLV_S.W 10110		SHLL.QB 010011	
6		5		5		5		5		6	

Format: SHLLV_S.W rd, rt, rs

MIPSDSP

Purpose: Shift Left Logical Variable Vector Word

A left shift of the right-most word in a vector data type by a variable number of bits, with optional saturation.

Description: $rd \leftarrow \text{sign_extend}(\text{sat32}(rt_{31..0} \ll rs_{4..0}))$

The right-most word element in register *rt* is shifted left by *shift* bits, inserting zeros into the least-significant bit positions emptied by the shift. If the shift results in an overflow the intermediate result is saturated to either the maximum positive or the minimum negative 32-bit value, depending on the sign of the original unshifted value.

The shifted result is then sign-extended to 64 bits and written to destination register *rd*.

The five least-significant bits of *rs* are used as the shift value, interpreted as a five-bit unsigned integer; the remaining bits of *rs* are ignored.

This instruction writes a 1 to bit 22 in the *DSPControl* register in the *ouflag* field if either of the left shift operations results in an overflow or saturation.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
temp31..0 ← sat32ShiftLeft( GPR[rt]31..0, GPR[rs]4..0 )
GPR[rd]63..0 ← (temp31)32 || temp31..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	24	23	21	20	16	15	11	10	6	5	0
SPECIAL3 011111	0	sa	rt	rd	SHRA.OB 00100	SHLL.OB 010111							
SPECIAL3 011111	0	sa	rt	rd	SHRA_R.OB 00101	SHLL.OB 010111							
6	2	3	5	5	5	6							

Format: SHRA[_R].OB

SHRA.OB rd, rt, sa

SHRA_R.OB rd, rt, sa

MIPSDSP64-R2

MIPSDSP64-R2

Purpose: Shift Right Arithmetic Vector of Eight Bytes

To execute an arithmetic right shift on eight independent bytes by a fixed number of bits.

Description: $rd \leftarrow \text{round}(rt_{63..56} \gg sa) \parallel \text{round}(rt_{55..48} \gg sa) \parallel \text{round}(rt_{47..40} \gg sa) \parallel \text{round}(rt_{39..32} \gg sa) \parallel \text{round}(rt_{31..24} \gg sa) \parallel \text{round}(rt_{23..16} \gg sa) \parallel \text{round}(rt_{15..8} \gg sa) \parallel \text{round}(rt_{7..0} \gg sa)$

The eight byte elements in register *rt* are each shifted right arithmetically by *sa* bits, then written to the corresponding vector elements in destination register *rd*. The *sa* argument is interpreted as an unsigned three-bit integer taking values from zero to seven.

In the rounding variant of the instruction, a value of 1 is added at the most significant discarded bit position of each result prior to writing the rounded result to the destination register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

SHRA.OB

```

tempH7..0 ← ( GPR[rt]31 )sa || GPR[rt]63..56+sa )
tempG7..0 ← ( GPR[rt]31 )sa || GPR[rt]55..48+sa )
tempF7..0 ← ( GPR[rt]31 )sa || GPR[rt]47..40+sa )
tempE7..0 ← ( GPR[rt]31 )sa || GPR[rt]39..32+sa )
tempD7..0 ← ( GPR[rt]31 )sa || GPR[rt]31..24+sa )
tempC7..0 ← ( GPR[rt]23 )sa || GPR[rt]23..16+sa )
tempB7..0 ← ( GPR[rt]15 )sa || GPR[rt]15..8+sa )
tempA7..0 ← ( GPR[rt]7 )sa || GPR[rt]7..sa )
GPR[rd]63..0 ← tempH7..0 || tempG7..0 || tempF7..0 || tempE7..0 || tempD7..0 ||
tempC7..0 || tempB7..0 || tempA7..0

```

SHRA_R.OB

```

if ( sa2..0 = 0 ) then
    tempH8..0 ← GPR[rt]63..56
    tempG8..0 ← GPR[rt]55..48
    tempF8..0 ← GPR[rt]47..40
    tempE8..0 ← GPR[rt]39..32
    tempD8..0 ← GPR[rt]31..24
    tempC8..0 ← GPR[rt]23..16
    tempB8..0 ← GPR[rt]15..8
    tempA8..0 ← GPR[rt]7..0

```

```

        GPR[rd]63..0 ← tempH7..0 || tempG7..0 || tempF7..0 || tempE7..0 || tempD7..0 ||
tempC7..0 || tempB7..0 || tempA7..0
    else
        tempH8..0 ← ( GPR[rt]31 )sa || GPR[rt]63..56+sa-1 ) + 1
        tempG8..0 ← ( GPR[rt]31 )sa || GPR[rt]55..48+sa-1 ) + 1
        tempF8..0 ← ( GPR[rt]31 )sa || GPR[rt]47..40+sa-1 ) + 1
        tempE8..0 ← ( GPR[rt]31 )sa || GPR[rt]39..32+sa-1 ) + 1
        tempD8..0 ← ( GPR[rt]31 )sa || GPR[rt]31..24+sa-1 ) + 1
        tempC8..0 ← ( GPR[rt]23 )sa || GPR[rt]23..16+sa-1 ) + 1
        tempB8..0 ← ( GPR[rt]15 )sa || GPR[rt]15..8+sa-1 ) + 1
        tempA8..0 ← ( GPR[rt]7 )sa || GPR[rt]7..sa-1 ) + 1
        GPR[rd]63..0 ← tempH8..1 || tempG8..1 || tempF8..1 || tempE8..1 || tempD8..1 ||
tempC8..1 || tempB8..1 || tempA8..1
    endif

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	24	21	20	16	15	11	10	6	5	0
SPECIAL3 011111	0	sa		rt		rd		SHRA.PH 01001		SHLL.QB 010011		
SPECIAL3 011111	0	sa		rt		rd		SHRA_R.PH 01101		SHLL.QB 010011		
6	1	4		5		5		5		6		

Format: SHRA[_R].PH
 SHRA.PH rd, rt, sa
 SHRA_R.PH rd, rt, sa

MIPSDSP
MIPSDSP

Purpose: Shift Right Arithmetic Vector Pair Halfwords

Element-wise arithmetic right-shift of two independent halfwords in a vector data type by a fixed number of bits, with optional rounding.

Description: $rd \leftarrow \text{sign_extend}(\text{rnd16}(\text{rt}_{31..16} \gg sa) \parallel \text{rnd16}(\text{rt}_{15..0} \gg sa))$

The two right-most halfword values in register *rt* are each independently shifted right by *sa* bits, with each value's original sign bit duplicated into the *sa* most-significant bits emptied by the shift.

In the non-rounding variant of this instruction, the two independent results are then written to the corresponding halfword elements of destination register *rd*.

In the rounding variant of the instruction, a 1 is added at the most-significant discarded bit position before the results are written to destination register *rd*.

For both instructions, the sign of the left-most halfword result is sign-extended into the 32 most-significant bits of the destination register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
SHRA.PH
    tempB15..0 ← shift16RightArithmetic( GPR[rt]31..16, sa )
    tempA15..0 ← shift16RightArithmetic( GPR[rt]15..0, sa )
    GPR[rd]63..0 ← (tempB15)32 || tempB15..0 || tempA15..0

SHRA_R.PH
    tempB15..0 ← rnd16ShiftRightArithmetic( GPR[rt]31..16, sa )
    tempA15..0 ← rnd16ShiftRightArithmetic( GPR[rt]15..0, sa )
    GPR[rd]63..0 ← (tempB15)32 || tempB15..0 || tempA15..0

function shift16RightArithmetic( a15..0, s3..0 )
    if ( s3..0 = 0 ) then
        temp15..0 ← a15..0
    else
        sign ← a15
        temp15..0 ← ( sign<sup>s</sup> || a15..s )
    endif
    return temp15..0
endfunction shift16RightArithmetic
```

```
function rnd16ShiftRightArithmetic( a15..0, s3..0 )
  if ( s3..0 = 0 ) then
    temp16..0 ← ( a15..0 || 0 )
  else
    sign ← a15
    temp16..0 ← ( signs || a15..s-1 )
  endif
  temp16..0 ← temp + 1
  return temp16..1
endfunction rnd16ShiftRightArithmetic
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	24	23	21	20	16	15	11	10	6	5	0
SPECIAL3 011111	0	sa	rt	rd	SHRA.QB 00100	SHLL.QB 010011							
SPECIAL3 011111	0	sa	rt	rd	SHRA_R.QB 00101	SHLL.QB 010011							
6	2	3	5	5	5	6							

Format: SHRA[_R].QB
 SHRA.QB rd, rt, sa
 SHRA_R.QB rd, rt, sa

MIPSDSP-R2
 MIPSDSP-R2

Purpose: Shift Right Arithmetic Vector of Four Bytes

To execute an arithmetic right shift on four independent bytes by a fixed number of bits.

Description: $rd \leftarrow \text{sign_extend}(\text{round}(rt_{31..24} \gg sa) \parallel \text{round}(rt_{23..16} \gg sa) \parallel \text{round}(rt_{15..8} \gg sa) \parallel \text{round}(rt_{7..0} \gg sa))$

The four right-most byte elements in register *rt* are each shifted right arithmetically by *sa* bits, then written to the corresponding vector elements in destination register *rd*. The *sa* argument is interpreted as an unsigned three-bit integer taking values from zero to seven.

In the rounding variant of the instruction, a value of 1 is added at the most significant discarded bit position of each result prior to writing the rounded result to the destination register.

The sign of the left-most byte result is extended into the 32 most-significant bits of the destination register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

SHRA.QB
tempD7..0 ← ( GPR[rt]31 )sa || GPR[rt]31..24+sa )
tempC7..0 ← ( GPR[rt]23 )sa || GPR[rt]23..16+sa )
tempB7..0 ← ( GPR[rt]15 )sa || GPR[rt]15..8+sa )
tempA7..0 ← ( GPR[rt]7 )sa || GPR[rt]7..sa )
GPR[rd]63..0 ← (tempD7)32 || tempD7..0 || tempC7..0 || tempB7..0 || tempA7..0

SHRA_R.QB
if ( sa2..0 = 0 ) then
  tempD7..0 ← GPR[rt]31..24
  tempC7..0 ← GPR[rt]23..16
  tempB7..0 ← GPR[rt]15..8
  tempA7..0 ← GPR[rt]7..0
else
  tempD8..0 ← ( GPR[rt]31 )sa || GPR[rt]31..24+sa-1 ) + 1
  tempC8..0 ← ( GPR[rt]23 )sa || GPR[rt]23..16+sa-1 ) + 1
  tempB8..0 ← ( GPR[rt]15 )sa || GPR[rt]15..8+sa-1 ) + 1
  tempA8..0 ← ( GPR[rt]7 )sa || GPR[rt]7..sa-1 ) + 1
endif
GPR[rd]63..0 ← (tempD8)32 || tempD8..1 || tempC8..1 || tempB8..1 || tempA8..1
endif

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	24	21	20	16	15	11	10	6	5	0
SPECIAL3 011111	0	sa		rt		rd		SHRA.QH 01001		SHLL.OB 010111		
SPECIAL3 011111	0	sa		rt		rd		SHRA_R.QH 01101		SHLL.OB 010111		
6	1	4		5		5		5		6		

Format: SHRA[_R].QH
 SHRA.QH rd, rt, sa
 SHRA_R.QH rd, rt, sa

MIPS64DSP
MIPS64DSP

Purpose: Shift Right Arithmetic Vector Quad Halfwords

Element-wise arithmetic right-shift of four independent halfwords in a vector data type by a fixed number of bits, with optional rounding.

Description: $rd \leftarrow \text{rnd16}(rt_{63..48} \gg sa) \parallel \text{rnd16}(rt_{47..32} \gg sa) \parallel \text{rnd16}(rt_{31..16} \gg sa) \parallel \text{rnd16}(rt_{15..0} \gg sa)$

The four halfword values in register *rt* are each independently shifted right by *sa* bits, with each value's original sign bit duplicated into the *sa* most-significant bits emptied by the shift. In the non-rounding variant of this instruction, the four independent results are then written to the corresponding halfword elements of destination register *rd*.

In the rounding variant of the instruction, a 1 is added at the most-significant discarded bit position before the results are written to destination register *rd*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
SHRA.QH
tempD15..0 ← shift16RightArithmetic( GPR[rd]63..48, sa )
tempC15..0 ← shift16RightArithmetic( GPR[rd]47..32, sa )
tempB15..0 ← shift16RightArithmetic( GPR[rd]31..16, sa )
tempA15..0 ← shift16RightArithmetic( GPR[rd]15..0, sa )
GPR[rd]63..0 ← tempD15..0 || tempC15..0 || tempB15..0 || tempA15..0

SHRA_R.QH
tempD15..0 ← rnd16ShiftRightArithmetic( GPR[rd]63..48, sa )
tempC15..0 ← rnd16ShiftRightArithmetic( GPR[rd]47..32, sa )
tempB15..0 ← rnd16ShiftRightArithmetic( GPR[rd]31..16, sa )
tempA15..0 ← rnd16ShiftRightArithmetic( GPR[rd]15..0, sa )
GPR[rd]63..0 ← tempD15..0 || tempC15..0 || tempB15..0 || tempA15..0

function shift16RightArithmetic( a15..0, s3..0 )
  if ( s3..0 = 0 ) then
    temp15..0 ← a15..0
  else
    sign ← a15
    temp15..0 ← ( sign<sup>s</sup> || a15..s )
  endif
  return temp15..0
```

```

endfunction shift16RightArithmetic

function rnd16ShiftRightArithmetic( a15..0, s3..0 )
  if ( s3..0 = 0 ) then
    temp16..0 ← ( a15..0 || 0 )
  else
    sign ← a15
    temp16..0 ← ( signs || a15..s-1 )
  endif
  temp16..0 ← temp + 1
  return temp16..1
endfunction rnd16ShiftRightArithmetic

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL3 011111	sa	rt	rd	SHRA[_R].PW 10001	SHLL.OB 010111	
SPECIAL3 011111	sa	rt	rd	SHRA[_R].PW 10101	SHLL.OB 010111	
6	5	5	5	5	6	

Format: SHRA[_R].PW
 SHRA.PW rd, rt, sa
 SHRA_R.PW rd, rt, sa

MIPS64DSP
MIPS64DSP

Purpose: Shift Right Arithmetic Vector Pair Words

Element-wise arithmetic right-shift of two independent words in a vector data type by a fixed number of bits, with optional rounding.

Description: $rd \leftarrow \text{rnd32}(rt_{63..32} \gg sa) \parallel \text{rnd32}(rt_{31..0} \gg sa)$

The two word values in register *rt* are each independently shifted right by *sa* bits, with each value's original sign bit duplicated into the *sa* most-significant bits emptied by the shift. In the non-rounding variant of this instruction, the two independent results are then written to the corresponding word elements of destination register *rd*.

In the rounding variant of the instruction, a 1 is added at the most-significant discarded bit position before the results are written to destination register *rd*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
SHRA.PW
tempB31..0 ← shift32RightArithmetic( GPR[rd]63..32, sa )
tempA31..0 ← shift32RightArithmetic( GPR[rd]31..0, sa )
GPR[rd]63..0 ← tempB31..0 || tempA31..0

SHRA_R.PW
tempB31..0 ← rnd32ShiftRightArithmetic( GPR[rd]63..32, sa )
tempA31..0 ← rnd32ShiftRightArithmetic( GPR[rd]31..0, sa )
GPR[rd]63..0 ← tempB31..0 || tempA31..0

function shift32RightArithmetic( a31..0, s4..0 )
  if ( s4..0 = 0 ) then
    temp31..0 ← a31..0
  else
    sign ← a31
    temp31..0 ← ( signs || a31..s )
  endif
  return temp31..0
endfunction shift32RightArithmetic

function rnd32ShiftRightArithmetic( a31..0, s4..0 )
  if ( s4..0 = 0 ) then
    temp32..0 ← ( a31..0 || 0 )
```

```
    else
        sign ← a31
        temp32..0 ← ( signs || a31..s-1 )
    endif
    temp32..0 ← temp + 1
    return temp32..1
endfunction rnd32ShiftRightArithmetic
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0				
SPECIAL3 011111						sa		rt		rd		SHRA_R.W 10101		SHLL.QB 010011	
6						5		5		5		5		6	

Format: SHRA_R.W rd, rt, sa

MIPSDSP

Purpose: Shift Right Arithmetic Word with Rounding

To execute an arithmetic right shift with rounding on a word by a fixed number of bits.

Description: $rd \leftarrow \text{sign_extend}(\text{rnd32}(rt_{31:0} \gg sa))$

The right-most word in register *rt* is shifted right by *sa* bits, and the sign bit is duplicated into the *sa* bits emptied by the shift. The shifted result is then rounded by adding a 1 bit to the most-significant discarded bit. The rounded result is then sign-extended to 64 bits and written to the destination register *rd*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
temp31..0 ← rnd32ShiftRightArithmetic( GPR[rt]31..0, sa4..0 )
GPR[rd]63..0 ← (temp32)32 || temp32..1

function rnd32ShiftRightArithmetic( a31..0, s4..0 )
  if ( s4..0 = 0 ) then
    temp32..0 ← ( a31..0 || 0 )
  else
    sign ← a31
    temp32..0 ← ( signs || a31..s-1 )
  endif
  temp32..0 ← temp + 1
  return temp32..1
endfunction rnd32ShiftRightArithmetic
```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

To do an arithmetic right shift of a word in a register without rounding, use the MIPS64 SRA instruction.

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL3 011111	rs	rt	rd	SHRAV.OB 00110	SHLL.OB 010111	
SPECIAL3 011111	rs	rt	rd	SHRAV_R.OB 00111	SHLL.OB 010111	
6	5	5	5	5	6	

Format: SHRAV[_R].OB

SHRAV.OB rd, rt, rs

SHRAV_R.OB rd, rt, rs

MIPS64DSP-R2

MIPS64DSP-R2

Purpose: Shift Right Arithmetic Variable Vector of Eight Bytes

To execute an arithmetic right shift on eight independent bytes by a variable number of bits.

Description: $rd \leftarrow \text{round}(rt_{63..56} \gg rs_{2..0}) \parallel \text{round}(rt_{55..48} \gg rs_{2..0}) \parallel \text{round}(rt_{47..40} \gg rs_{2..0}) \parallel \text{round}(rt_{39..32} \gg rs_{2..0}) \parallel \text{round}(rt_{31..24} \gg rs_{2..0}) \parallel \text{round}(rt_{23..16} \gg rs_{2..0}) \parallel \text{round}(rt_{15..8} \gg rs_{2..0}) \parallel \text{round}(rt_{7..0} \gg rs_{2..0})$

The eight-byte elements in register *rt* are each shifted right arithmetically by *sa* bits, then written to the corresponding byte elements in destination register *rd*. The *sa* argument is provided by the three least-significant bits of register *rs*, interpreted as an unsigned three-bit integer taking values from zero to seven. The remaining bits of *rs* are ignored.

In the rounding variant of the instruction, a value of 1 is added at the most significant discarded bit position of each result prior to writing the rounded result to the destination register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
SHRAV.OB
sa2..0 ← GPR[rs]2..0
if ( sa2..0 = 0 ) then
    tempH7..0 ← GPR[rt]63..56
    tempG7..0 ← GPR[rt]55..48
    tempF7..0 ← GPR[rt]47..40
    tempE7..0 ← GPR[rt]39..32
    tempD7..0 ← GPR[rt]31..24
    tempC7..0 ← GPR[rt]23..16
    tempB7..0 ← GPR[rt]15..8
    tempA7..0 ← GPR[rt]7..0
else
    tempH7..0 ← ( GPR[rt]31 )sa || GPR[rt]63..56+sa )
    tempG7..0 ← ( GPR[rt]31 )sa || GPR[rt]55..48+sa )
    tempF7..0 ← ( GPR[rt]31 )sa || GPR[rt]47..40+sa )
    tempE7..0 ← ( GPR[rt]31 )sa || GPR[rt]39..32+sa )
    tempD7..0 ← ( GPR[rt]31 )sa || GPR[rt]31..24+sa )
    tempC7..0 ← ( GPR[rt]23 )sa || GPR[rt]23..16+sa )
    tempB7..0 ← ( GPR[rt]15 )sa || GPR[rt]15..8+sa )
    tempA7..0 ← ( GPR[rt]7 )sa || GPR[rt]7..sa )
endif
GPR[rd]63..0 ← tempH7..0 || tempG7..0 || tempF7..0 || tempE7..0 || tempD7..0 ||
```

```
tempC7..0 || tempB7..0 || tempA7..0
```

```
SHRAV_R.OB
```

```

sa2..0 ← GPR[rs]2..0
if ( sa2..0 = 0 ) then
    tempH8..0 ← ( GPR[rt]63..56 || 0 )
    tempG8..0 ← ( GPR[rt]55..48 || 0 )
    tempF8..0 ← ( GPR[rt]47..40 || 0 )
    tempE8..0 ← ( GPR[rt]39..32 || 0 )
    tempD8..0 ← ( GPR[rt]31..24 || 0 )
    tempC8..0 ← ( GPR[rt]23..16 || 0 )
    tempB8..0 ← ( GPR[rt]15..8 || 0 )
    tempA8..0 ← ( GPR[rt]7..0 || 0 )
else
    tempH8..0 ← ( GPR[rt]31)sa || GPR[rt]63..56+sa-1 ) + 1
    tempG8..0 ← ( GPR[rt]31)sa || GPR[rt]55..48+sa-1 ) + 1
    tempF8..0 ← ( GPR[rt]31)sa || GPR[rt]47..40+sa-1 ) + 1
    tempE8..0 ← ( GPR[rt]31)sa || GPR[rt]39..32+sa-1 ) + 1
    tempD8..0 ← ( GPR[rt]31)sa || GPR[rt]31..24+sa-1 ) + 1
    tempC8..0 ← ( GPR[rt]23)sa || GPR[rt]23..16+sa-1 ) + 1
    tempB8..0 ← ( GPR[rt]15)sa || GPR[rt]15..8+sa-1 ) + 1
    tempA8..0 ← ( GPR[rt]7)sa || GPR[rt]7..sa-1 ) + 1
endif
GPR[rd]63..0 ← tempH8..1 || tempG8..1 || tempF8..1 || tempE8..1 || tempD8..1 ||
tempC8..1 || tempB8..1 || tempA8..1

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111		rs		rt		rd		SHRAV.PH 01011		SHLL.QB 010011	
SPECIAL3 011111		rs		rt		rd		SHRAV_R.PH 01111		SHLL.QB 010011	
6		5		5		5		5		6	

Format: SHRAV[_R].PH
 SHRAV.PH rd, rt, rs
 SHRAV_R.PH rd, rt, rs

MIPSDSP
MIPSDSP

Purpose: Shift Right Arithmetic Variable Vector Pair Halfwords

Element-wise arithmetic right shift of two independent halfwords in a vector data type by a variable number of bits, with optional rounding.

Description: $rd \leftarrow \text{sign_extend}(\text{rnd16}(\text{rt}_{31..16} \gg \text{rs}_{3..0}) \parallel \text{rnd16}(\text{rt}_{15..0} \gg \text{rs}_{3..0}))$

The two right-most halfword values in register *rt* are each independently shifted right, with each value's original sign bit duplicated into the most-significant bits emptied by the shift. In the non-rounding variant of this instruction, the two independent results are then written to the corresponding halfword elements of destination register *rd*.

In the rounding variant of this instruction, a 1 is added at the most-significant discarded bit position before the results are written to destination register *rd*.

The shift amount *sa* is given by the four least-significant bits of register *rs*; the remaining bits of *rs* are ignored.

For both instructions, the sign of the left-most halfword result is sign-extended into the 32 most-significant bits of the destination register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
SHRAV.PH
tempB15..0 ← shift16RightArithmetic( GPR[rt]31..16, GPR[rs]3..0 )
tempA15..0 ← shift16RightArithmetic( GPR[rt]15..0, GPR[rs]3..0 )
GPR[rd]63..0 ← (tempB15)32 || tempB15..0 || tempA15..0

SHRAV_R.PH
tempB15..0 ← rnd16ShiftRightArithmetic( GPR[rt]31..16, GPR[rs]3..0 )
tempA15..0 ← rnd16ShiftRightArithmetic( GPR[rt]15..0, GPR[rs]3..0 )
GPR[rd]63..0 ← (tempB15)32 || tempB15..0 || tempA15..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111	rs		rt		rd		SHRAV.PW 10011		SHLL.OB 010111		
SPECIAL3 011111	rs		rt		rd		SHRAV_R.PW 10111		SHLL.OB 010111		
6	5		5		5		5		6		

Format: SHRAV[_R].PW
 SHRAV.PW rd, rt, rs
 SHRAV_R.PW rd, rt, rs

MIPS64DSP
MIPS64DSP

Purpose: Shift Right Arithmetic Variable Vector Pair Words

Element-wise arithmetic right shift of two independent words in a vector data type by a variable number of bits, with optional rounding.

Description: $rd \leftarrow \text{rnd32}(rt_{63..32} \gg rs_{4..0}) \parallel \text{rnd32}(rt_{31..0} \gg rs_{4..0})$

The two word values in register *rt* are each independently shifted right, with each value's original sign bit duplicated into the most-significant bits emptied by the shift. In the non-rounding variant of this instruction, the two independent results are then written to the corresponding word elements of destination register *rd*.

In the rounding variant of this instruction, a 1 is added at the most-significant discarded bit position before the results are written to destination register *rd*.

The five least-significant bits of register *rs* provide the shift amount, interpreted as a five-bit unsigned integer; the remaining bits of *rs* are ignored.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
SHRAV.PW
tempB31..0 ← shift32RightArithmetic( GPR[rt]63..32, GPR[rs]4..0 )
tempA31..0 ← shift32RightArithmetic( GPR[rt]31..0, GPR[rs]4..0 )
GPR[rd]63..0 ← tempB31..0 || tempA31..0

SHRAV_R.PW
tempB31..0 ← rnd32ShiftRightArithmetic( GPR[rt]63..32, GPR[rs]4..0 )
tempA31..0 ← rnd32ShiftRightArithmetic( GPR[rt]31..0, GPR[rs]4..0 )
GPR[rd]63..0 ← tempB31..0 || tempA31..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111	rs		rt		rd		SHRAV.QB 00110		SHLL.QB 010011		
SPECIAL3 011111	rs		rt		rd		SHRAV_R.QB 00111		SHLL.QB 010011		
6	5		5		5		5		6		

Format: SHRAV[_R].QB

SHRAV.QB rd, rt, rs

SHRAV_R.QB rd, rt, rs

MIPSDSP-R2

MIPSDSP-R2

Purpose: Shift Right Arithmetic Variable Vector of Four Bytes

To execute an arithmetic right shift on four independent bytes by a variable number of bits.

Description: $rd \leftarrow \text{sign_extend}(\text{round}(rt_{31..24} \gg rs_{2..0}) \parallel \text{round}(rt_{23..16} \gg rs_{2..0}) \parallel \text{round}(rt_{15..8} \gg rs_{2..0}) \parallel \text{round}(rt_{7..0} \gg rs_{2..0}))$

The four right-most byte elements in register *rt* are each shifted right arithmetically by *sa* bits, then written to the corresponding byte elements in destination register *rd*. The *sa* argument is provided by the three least-significant bits of register *rs*, interpreted as an unsigned three-bit integer taking values from zero to seven. The remaining bits of *rs* are ignored.

In the rounding variant of the instruction, a value of 1 is added at the most significant discarded bit position of each result prior to writing the rounded result to the destination register.

The sign of the left-most byte result is extended into the 32 most-significant bits of the destination register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

SHRAV.QB
    sa2..0 ← GPR[rs]2..0
    if ( sa2..0 = 0 ) then
        tempD7..0 ← GPR[rt]31..24
        tempC7..0 ← GPR[rt]23..16
        tempB7..0 ← GPR[rt]15..8
        tempA7..0 ← GPR[rt]7..0
    else
        tempD7..0 ← ( GPR[rt]31 )sa || GPR[rt]31..24+sa
        tempC7..0 ← ( GPR[rt]23 )sa || GPR[rt]23..16+sa
        tempB7..0 ← ( GPR[rt]15 )sa || GPR[rt]15..8+sa
        tempA7..0 ← ( GPR[rt]7 )sa || GPR[rt]7..sa
    endif
    GPR[rd]63..0 ← (tempD7)32 || tempD7..0 || tempC7..0 || tempB7..0 || tempA7..0

SHRAV_R.QB
    sa2..0 ← GPR[rs]2..0
    if ( sa2..0 = 0 ) then
        tempD8..0 ← ( GPR[rt]31..24 || 0 )
        tempC8..0 ← ( GPR[rt]23..16 || 0 )

```

```

    tempB8..0 ← ( GPR[rt]15..8 || 0 )
    tempA8..0 ← ( GPR[rt]7..0 || 0 )
else
    tempD8..0 ← ( GPR[rt]31sa || GPR[rt]31..24+sa-1 ) + 1
    tempC8..0 ← ( GPR[rt]23sa || GPR[rt]23..16+sa-1 ) + 1
    tempB8..0 ← ( GPR[rt]15sa || GPR[rt]15..8+sa-1 ) + 1
    tempA8..0 ← ( GPR[rt]7sa || GPR[rt]7..sa-1 ) + 1
endif
GPR[rd]63..0 ← (tempD8)32 || tempD8..1 || tempC8..1 || tempB8..1 || tempA8..1

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL3 011111	rs	rt	rd	SHRAV.QH 01011	SHLL.OB 010111	
SPECIAL3 011111	rs	rt	rd	SHRAV_R.QH 01111	SHLL.OB 010111	
6	5	5	5	5	6	

Format: SHRAV[_R].QH
 SHRAV.QH rd, rt, rs
 SHRAV_R.QH rd, rt, rs

MIPS64DSP
 MIPS64DSP

Purpose: Shift Right Arithmetic Variable Vector Quad Halfwords

Element-wise arithmetic right shift of four independent halfwords in a vector data type by a variable number of bits, with optional rounding.

Description: $rd \leftarrow \text{rnd16}(rt_{63..48} \gg rs_{3..0}) \parallel \text{rnd16}(rt_{47..32} \gg rs_{3..0}) \parallel \text{rnd16}(rt_{31..16} \gg rs_{3..0}) \parallel \text{rnd16}(rt_{15..0} \gg rs_{3..0})$

The four halfword values in register *rt* are each independently shifted right, with each value's original sign bit duplicated into the most-significant bits emptied by the shift. In the non-rounding variant of this instruction, the four independent results are then written to the corresponding halfword elements of destination register *rd*.

In the rounding variant of this instruction, a 1 is added at the most-significant discarded bit position before the results are written to destination register *rd*.

The shift amount *sa* is given by the four least-significant bits of register *rs*; the remaining bits of *rs* are ignored.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.


Operation:

```
SHRAV.QH
tempD15..0 ← shift16RightArithmetic( GPR[rt]63..48, GPR[rs]3..0 )
tempC15..0 ← shift16RightArithmetic( GPR[rt]47..32, GPR[rs]3..0 )
tempB15..0 ← shift16RightArithmetic( GPR[rt]31..16, GPR[rs]3..0 )
tempA15..0 ← shift16RightArithmetic( GPR[rt]15..0, GPR[rs]3..0 )
GPR[rd]63..0 ← tempD15..0 || tempC15..0 || tempB15..0 || tempA15..0
```

```
SHRAV_R.QH
tempD15..0 ← rnd16ShiftRightArithmetic( GPR[rt]63..48, GPR[rs]3..0 )
tempC15..0 ← rnd16ShiftRightArithmetic( GPR[rt]47..32, GPR[rs]3..0 )
tempB15..0 ← rnd16ShiftRightArithmetic( GPR[rt]31..16, GPR[rs]3..0 )
tempA15..0 ← rnd16ShiftRightArithmetic( GPR[rt]15..0, GPR[rs]3..0 )
GPR[rd]63..0 ← tempD15..0 || tempC15..0 || tempB15..0 || tempA15..0
```

Exceptions:

Reserved Instruction, DSP Disabled



Format: SHRAV_R.W rd, rt, rs

MIPSDSP

Purpose: Shift Right Arithmetic Variable Word with Rounding

Arithmetic right shift with rounding of a signed 32-bit word by a variable number of bits.

Description: $rd \leftarrow \text{sign_extend}(\text{rnd32}(rt_{31..0} \gg rs_{4..0}))$

The right-most word value in register *rt* is shifted right, with the value's original sign bit duplicated into the most-significant bits emptied by the shift. A 1 is then added at the most-significant discarded bit position before the result is sign-extended and written to destination register *rd*.

The shift amount *sa* is given by the five least-significant bits of register *rs*; the remaining bits of *rs* are ignored.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
temp31..0 ← rnd32ShiftRightArithmetic( GPR[rt]31..0, GPR[rs]4..0 )
GPR[rd]63..0 ← (temp31)32 || temp31..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	24	23	21	20	16	15	11	10	6	5	0
SPECIAL3 011111				0 00	sa		rt		rd		SHRL.OB 00001		SHLL.OB 010111
6				2	3		5		5		5		6

Format: SHRL.OB rd, rt, sa

MIPS64DSP

Purpose: Shift Right Logical Vector Octal Bytes

Element-wise logical right shift of eight independent bytes in a vector data type by a fixed number of bits.

Description: $rd \leftarrow (rt_{63..56} \gg sa) \parallel (rt_{55..48} \gg sa) \parallel (rt_{47..40} \gg sa) \parallel (rt_{39..32} \gg sa) \parallel (rt_{31..24} \gg sa) \parallel (rt_{23..16} \gg sa) \parallel (rt_{15..8} \gg sa) \parallel (rt_{7..0} \gg sa)$

The eight byte values in register *rt* are each independently shifted right by *sa* bits and the *sa* most-significant bits of each value are set to zero. The eight independent results are then written to the corresponding byte elements of destination register *rd*.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

tempH7..0 ← shift8Right( GPR[rt]63..56, sa )
tempG7..0 ← shift8Right( GPR[rt]55..48, sa )
tempF7..0 ← shift8Right( GPR[rt]47..40, sa )
tempE7..0 ← shift8Right( GPR[rt]39..32, sa )
tempD7..0 ← shift8Right( GPR[rt]31..24, sa )
tempC7..0 ← shift8Right( GPR[rt]23..16, sa )
tempB7..0 ← shift8Right( GPR[rt]15..8, sa )
tempA7..0 ← shift8Right( GPR[rt]7..0, sa )
GPR[rd]63..0 ← tempH7..0 || tempG7..0 || tempF7..0 || tempE7..0 || tempD7..0 ||
tempC7..0 || tempB7..0 || tempA7..0

function shift8Right( a7..0, s2..0 )
    if ( s2..0 = 0 ) then
        temp7..0 ← a7..0
    else
        temp7..0 ← ( 0s || a7..7-(s-1) )
    endif
    return temp7..0
endfunction shift8Right


```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

To do a logical left shift of a word in a register without saturation, use the MIPS64 SLL instruction.



Format: SHRL.PH rd, rt, sa

MIPSDSP-R2

Purpose: Shift Right Logical Two Halfwords

To execute a right shift of two independent halfwords in a vector data type by a fixed number of bits.

Description: $rd \leftarrow \text{sign_extend}((rt_{31..16} \gg sa) \parallel (rt_{15..0} \gg sa))$

The two right-most halfwords in register *rt* are independently logically shifted right, inserting zeros into the bit positions emptied by the shift. The two halfword results are then written to the corresponding halfword elements in destination register *rd*.

The shift amount is provided by the *sa* field, which is interpreted as a four bit unsigned integer taking values between 0 and 15.

The sign of the left-most halfword result is extended into the 32 most-significant bits of the destination register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

$$\begin{aligned} \text{tempB}_{15..0} &\leftarrow 0^{sa} \parallel \text{GPR}[rt]_{31..sa+16} \\ \text{tempA}_{15..0} &\leftarrow 0^{sa} \parallel \text{GPR}[rt]_{15..sa} \\ \text{GPR}[rd]_{63..0} &\leftarrow (\text{tempB}_{15})^{32} \parallel \text{tempB}_{15..0} \parallel \text{tempA}_{15..0} \end{aligned}$$

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	24	23	21	20	16	15	11	10	6	5	0
SPECIAL3 011111				0 00	sa		rt		rd		SHRL.QB 00001		SHLL.QB 010011
6				2	3		5		5		5		6

Format: SHRL.QB rd, rt, sa

MIPSDSP

Purpose: Shift Right Logical Vector Quad Bytes

Element-wise logical right shift of four independent bytes in a vector data type by a fixed number of bits.

Description: $rd \leftarrow \text{sign_extend}(rt_{31..24} \gg sa) \parallel (rt_{23..16} \gg sa) \parallel (rt_{15..8} \gg sa) \parallel (rt_{7..0} \gg sa)$

The four right-most byte values in register *rt* are each independently shifted right by *sa* bits and the *sa* most-significant bits of each value are set to zero. The four independent results are then written to the corresponding byte elements of destination register *rd*.

The sign of the left-most result is extended into the 32 most-significant bits of the destination register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempD7..0 ← shift8Right( GPR[rt]31..24, sa )
tempC7..0 ← shift8Right( GPR[rt]23..16, sa )
tempB7..0 ← shift8Right( GPR[rt]15..8, sa )
tempA7..0 ← shift8Right( GPR[rt]7..0, sa )
GPR[rd]63..0 ← (tempD7)32 || tempD7..0 || tempC7..0 || tempB7..0 || tempA7..0

function shift8Right( a7..0, s2..0 )
  if ( s2..0 = 0 ) then
    temp7..0 ← a7..0
  else
    temp7..0 ← ( 0s || a7..s )
  endif
  return temp7..0
endfunction shift8Right
```

Exceptions:

Reserved Instruction, DSP Disabled

Programming Notes:

To do a logical left shift of a word in a register without saturation, use the MIPS64 SLL instruction.

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111		0	sa	rt	rd	SHRL.QH 11001		SHLL.OB 010111			
6		1	4	5	5	5		6			

Format: SHRL.QH rd, rt, sa

MIPS64DSP-R2

Purpose: Shift Right Logical Four Halfwords

To execute a right shift of four independent halfwords in a vector data type by a fixed number of bits.

Description: $rd \leftarrow (rt_{63..48} \gg sa) \parallel (rt_{47..32} \gg sa) \parallel (rt_{31..16} \gg sa) \parallel (rt_{15..0} \gg sa)$

The four halfwords in register *rt* are independently logically shifted right, inserting zeros into the bit positions emptied by the shift. The four halfword results are then written to the corresponding halfword elements in destination register *rd*.

The shift amount is provided by the *sa* field, which is interpreted as a 4-bit unsigned integer taking values between 0 and 15.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempD15..0 ← 0sa || GPR[rt]63..sa+48
tempC15..0 ← 0sa || GPR[rt]47..sa+32
tempB15..0 ← 0sa || GPR[rt]31..sa+16
tempA15..0 ← 0sa || GPR[rt]15..sa
GPR[rd]63..0 ← tempD15..0 || tempC15..0 || tempB15..0 || tempA15..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			rs		rt		rd		SHRLV.OB 00011		SHLL.OB 010111
6			5		5		5		5		6

Format: SHRLV.OB rd, rt, rs

MIPS64DSP

Purpose: Shift Right Logical Variable Vector Octal Bytes

Element-wise logical right shift of eight independent bytes in a vector data type by a variable number of bits.

Description: $rd \leftarrow (rt_{63..56} \gg rs_{2..0}) \parallel (rt_{55..48} \gg rs_{2..0}) \parallel (rt_{47..40} \gg rs_{2..0}) \parallel (rt_{39..32} \gg rs_{2..0}) \parallel (rt_{31..24} \gg rs_{2..0}) \parallel (rt_{23..16} \gg rs_{2..0}) \parallel (rt_{15..8} \gg rs_{2..0}) \parallel (rt_{7..0} \gg rs_{2..0})$

The eight byte values in register *rt* are each independently shifted right, inserting zeros into the most-significant bit positions emptied by the shift. The eight independent results are then written to the corresponding byte elements of destination register *rd*.

The three least-significant bits of *rs* provide the shift value, interpreted as a three-bit unsigned integer; the remaining bits of *rs* are ignored.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempH7..0 ← shift8Right( GPR[rt]63..56, GPR[rs]2..0 )
tempG7..0 ← shift8Right( GPR[rt]55..48, GPR[rs]2..0 )
tempF7..0 ← shift8Right( GPR[rt]47..40, GPR[rs]2..0 )
tempE7..0 ← shift8Right( GPR[rt]39..32, GPR[rs]2..0 )
tempD7..0 ← shift8Right( GPR[rt]31..24, GPR[rs]2..0 )
tempC7..0 ← shift8Right( GPR[rt]23..16, GPR[rs]2..0 )
tempB7..0 ← shift8Right( GPR[rt]15..8, GPR[rs]2..0 )
tempA7..0 ← shift8Right( GPR[rt]7..0, GPR[rs]2..0 )
GPR[rd]63..0 ← tempH7..0 || tempG7..0 || tempF7..0 || tempE7..0 || tempD7..0 ||
tempC7..0 || tempB7..0 || tempA7..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			rs		rt		rd		SHRLV.PH 11011		SHLL.QB 010011
6			5		5		5		5		6

Format: SHRLV.PH rd, rt, rs

MIPSDSP-R2

Purpose: Shift Variable Right Logical Pair of Halfwords

To execute a right shift of two independent halfwords in a vector data type by a variable number of bits.

Description: $rd \leftarrow \text{sign_extend}((rt_{31..16} \gg rs_{3..0}) \parallel (rt_{15..0} \gg rs_{3..0}))$

The two right-most halfwords in register *rt* are independently logically shifted right, inserting zeros into the bit positions emptied by the shift. The two halfword results are then written to the corresponding halfword elements in destination register *rd*.

The shift amount is provided by the four least-significant bits of register *rs*, which is interpreted as a four bit unsigned integer taking values between 0 and 15. The remaining bits of *rs* are ignored.

The sign of the left-most halfword result is extended into the 32 most-significant bits of the destination register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

sa3..0 ← GPR[rs]3..0
tempB15..0 ← 0sa || GPR[rt]31..sa+16
tempA15..0 ← 0sa || GPR[rt]15..sa
GPR[rd]63..0 ← (tempB15)32 || tempB15..0 || tempA15..0

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111				rs		rt		rd		SHRLV.QB 00011	SHLL.QB 010011
6				5		5		5		5	6

Format: SHRLV.QB rd, rt, rs

MIPSDSP

Purpose: Shift Right Logical Variable Vector Quad Bytes

Element-wise logical right shift of four independent bytes in a vector data type by a variable number of bits.

Description: $rd \leftarrow \text{sign_extend}((rt_{31..24} \gg rs_{2..0}) \parallel (rt_{23..16} \gg rs_{2..0}) \parallel (rt_{15..8} \gg rs_{2..0}) \parallel (rt_{7..0} \gg rs_{2..0}))$

The four right-most byte values in register *rt* are each independently shifted right, inserting zeros into the most-significant bit positions emptied by the shift. The four independent results are then written to the corresponding byte elements of destination register *rd*.

The sign of the left-most result is extended into the 32 most-significant bits of the destination register.

The three least-significant bits of *rs* provide the shift value, interpreted as an unsigned integer; the remaining bits of *rs* are ignored.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
tempD7..0 ← shift8Right( GPR[rt]31..24, GPR[rs]2..0 )
tempC7..0 ← shift8Right( GPR[rt]23..16, GPR[rs]2..0 )
tempB7..0 ← shift8Right( GPR[rt]15..8, GPR[rs]2..0 )
tempA7..0 ← shift8Right( GPR[rt]7..0, GPR[rs]2..0 )
GPR[rd]63..0 ← (tempD7)32 || tempD7..0 || tempC7..0 || tempB7..0 || tempA7..0
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111			rs		rt		rd		SHRLV.QH 11011		SHLL.OB 010111
6			5		5		5		5		6

Format: SHRLV.QH rd, rt, rs

MIPS64DSP-R2

Purpose: Shift Variable Right Logical Pair of Halfwords

To execute a right shift of four independent halfwords in a vector data type by a variable number of bits.

Description: $rd \leftarrow (rt_{31..16} \gg rs_{3..0}) \parallel (rt_{15..0} \gg rs_{3..0})$

The four halfwords in register *rt* are independently logically shifted right, inserting zeros into the bit positions emptied by the shift. The four halfword results are then written to the corresponding halfword elements in destination register *rd*.

The shift amount is provided by the four least-significant bits of register *rs*, which is interpreted as a four bit unsigned integer taking values between 0 and 15. The remaining bits of *rs* are ignored.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

sa3..0 ← GPR[rs]3..0
tempD15..0 ← 0sa || GPR[rt]63..sa+48
tempC15..0 ← 0sa || GPR[rt]47..sa+32
tempB15..0 ← 0sa || GPR[rt]31..sa+16
tempA15..0 ← 0sa || GPR[rt]15..sa
GPR[rd]63..0 ← tempD15..0 || tempC15..0 || tempB15..0 || tempA15..0

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL3 011111	rs	rt	rd	SUBQ.PH 01011	ADDU.QB 010000	
SPECIAL3 011111	rs	rt	rd	SUBQ_S.PH 01111	ADDU.QB 010000	
6	5	5	5	5	6	

Format: SUBQ[_S].PH
SUBQ.PH rd, rs, rt
SUBQ_S.PH rd, rs, rt

MIPSDSP
MIPSDSP

Purpose: Subtract Fractional Halfword Vector

Element-wise subtraction of one vector of Q15 fractional halfword values from another to produce a vector of Q15 fractional halfword results, with optional saturation.

Description: $rd \leftarrow \text{sign_extend}(\text{sat16}(rs_{31..16} - rt_{31..16})) \parallel \text{sat16}(rs_{15..0} - rt_{15..0})$

The two right-most fractional halfwords in register *rt* are subtracted from the corresponding fractional halfword elements in register *rs*.

For the non-saturating version of this instruction, each result is written to the corresponding element in register *rd*. In the case of overflow or underflow, the result modulo 2 is written to register *rd*.

For the saturating version of the instruction, the subtraction is performed using signed saturating arithmetic. If the operation results in an overflow or an underflow, the result is clamped to either the largest representable value (0x7FFF hexadecimal) or the smallest representable value (0x8000 hexadecimal), respectively, before being written to the destination register *rd*.

For both instructions, the left-most result is sign-extended into the 32 most-significant bits of the destination register.

For both instructions, if any of the individual subtractions result in underflow, overflow, or saturation, a 1 is written to bit 20 in the *DSPControl* register within the *ouflag* field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

SUBQ.PH:
    tempB15..0 ← subtract16( GPR[rs]31..16 , GPR[rt]31..16 )
    tempA15..0 ← subtract16( GPR[rs]15..0 , GPR[rt]15..0 )
    GPR[rd]63..0 ← (tempB15)32 || tempB15..0 || tempA15..0

SUBQ_S.PH:
    tempB15..0 ← sat16Subtract( GPR[rs]31..16 , GPR[rt]31..16 )
    tempA15..0 ← sat16Subtract( GPR[rs]15..0 , GPR[rt]15..0 )
    GPR[rd]63..0 ← (tempB15)32 || tempB15..0 || tempA15..0

function subtract16( a15..0, b15..0 )
    temp16..0 ← ( a15 || a15..0 ) - ( b15 || b15..0 )
    if ( temp16 ≠ temp15 ) then
        DSPControl_ouflag:20 ← 1
    endif
    return temp15..0

```

```

endfunction subtract16

function sat16Subtract( a15..0, b15..0 )
    temp16..0 ← ( a15 || a15..0 ) - ( b15 || b15..0 )
    if ( temp16 ≠ temp15 ) then
        if ( temp16 = 0 ) then
            temp ← 0x7FFF
        else
            temp ← 0x8000
        endif
        DSPControl_ouflag:20 ← 1
    endif
    return temp15..0
endfunction sat16Subtract

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL3 011111	rs	rt	rd	SUBQ.PW 10011	ADDU.OB 010100	
SPECIAL3 011111	rs	rt	rd	SUBQ_S.PW 10111	ADDU.OB 010100	
6	5	5	5	5	6	

Format: SUBQ[_S].PW
SUBQ.PW rd, rs, rt
SUBQ_S.PW rd, rs, rt

MIPS64DSP
MIPS64DSP

Purpose: Subtract Fractional Word Vector

Element-wise subtraction of one vector of Q31 fractional values from another to produce a vector of Q31 fractional results, with optional saturation.

Description: $rd \leftarrow \text{sat32}(rs_{63..32} - rt_{63..32}) \parallel \text{sat32}(rs_{31..0} - rt_{31..0})$

Each Q31 fractional word element in register *rt* is subtracted from the corresponding fractional word element in register *rs* and the results are written to corresponding elements of destination register *rd*.

For the non-saturating version of the instruction, if the operation results in overflow or underflow, the result modulo 2 is written to the destination register.

For the saturating version of the instruction, the subtraction is performed using signed saturating arithmetic. If the operation results in an overflow or an underflow, the result is clamped to either the largest representable value (0x7FFFFFFF hexadecimal) or the smallest representable value (0x80000000 hexadecimal), respectively, before being written to the destination register *rd*.

For each instruction, if either of the individual subtractions result in underflow, overflow, or saturation, a 1 is written to bit 20 in the *DSPControl* register within the ouflag field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

SUBQ.PW:

```
tempB31..0 ← subtract( GPR[rs]63..32 , GPR[rt]63..32 )
tempA31..0 ← subtract( GPR[rs]31..0 , GPR[rt]31..0 )
GPR[rd]63..0 ← tempB31..0 || tempA31..0
```

SUBQ_S.PW:

```
tempB31..0 ← sat32Subtract( GPR[rs]63..32 , GPR[rt]63..32 )
tempA31..0 ← sat32Subtract( GPR[rs]31..0 , GPR[rt]31..0 )
GPR[rd]63..0 ← tempB31..0 || tempA31..0
```

```
function subtract32( a31..0, b31..0 )
temp32..0 ← ( a31 || a31..0 ) - ( b31 || b31..0 )
if ( temp32 ≠ temp31 ) then
    DSPControlouflag:20 ← 1
endif
return temp31..0
endfunction subtract32
```

```

function sat32Subtract( a31..0, b31..0 )
    temp32..0 ← ( a31 || a31..0 ) - ( b31 || b31..0 )
    if ( temp32 ≠ temp31 ) then
        if ( temp32 = 0 ) then
            temp31..0 ← 0x7FFFFFFF
        else
            temp31..0 ← 0x80000000
        endif
        DSPControlouflag:20 ← 1
    endif
    return temp31..0
endfunction sat32Subtract

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL3 011111	rs	rt	rd	SUBQ.QH 01011	ADDU.OB 010100	
SPECIAL3 011111	rs	rt	rd	SUBQ_S.QH 01111	ADDU.OB 010100	
6	5	5	5	5	6	

Format: SUBQ[_S].QH
SUBQ.QH rd, rs, rt
SUBQ_S.QH rd, rs, rt

MIPS64DSP
MIPS64DSP

Purpose: Subtract Fractional Halfword Vector

Element-wise subtraction of one vector of Q15 fractional halfword values from another to produce a vector of Q15 fractional halfword results, with optional saturation.

Description: $rd \leftarrow \text{sat16}(rs_{63..48} - rt_{63..48}) \parallel \text{sat16}(rs_{47..32} - rt_{47..32}) \parallel \text{sat16}(rs_{31..16} - rt_{31..16}) \parallel \text{sat16}(rs_{15..0} - rt_{15..0})$

Each fractional halfword element in register *rt* is subtracted from the corresponding fractional halfword element in register *rs*.

For the non-saturating version of this instruction, each result is written to the corresponding element in register *rd*. In the case of overflow or underflow, the result modulo 2 is written to register *rd*.

For the saturating version of the instruction, the subtraction is performed using signed saturating arithmetic. If the operation results in an overflow or an underflow, the result is clamped to either the largest representable value (0x7FFF hexadecimal) or the smallest representable value (0x8000 hexadecimal), respectively, before being written to the destination register *rd*.

For either instruction, if any of the individual subtractions result in underflow, overflow, or saturation, a 1 is written to bit 20 in the *DSPControl* register within the *ouflag* field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
SUBQ.QH:
    tempD15..0 ← sub( GPR[rs]63..48 , GPR[rt]63..48 )
    tempC15..0 ← sub( GPR[rs]47..32 , GPR[rt]47..32 )
    tempB15..0 ← sub( GPR[rs]31..16 , GPR[rt]31..16 )
    tempA15..0 ← sub( GPR[rs]15..0 , GPR[rt]15..0 )
    GPR[rd]63..0 ← tempD15..0 || tempC15..0 || tempB15..0 || tempA15..0
```

```
SUBQ_S.QH:
    tempD15..0 ← sat16Subtract( GPR[rs]63..48 , GPR[rt]63..48 )
    tempC15..0 ← sat16Subtract( GPR[rs]47..32 , GPR[rt]47..32 )
    tempB15..0 ← sat16Subtract( GPR[rs]31..16 , GPR[rt]31..16 )
    tempA15..0 ← sat16Subtract( GPR[rs]15..0 , GPR[rt]15..0 )
    GPR[rd]63..0 ← tempD15..0 || tempC15..0 || tempB15..0 || tempA15..0
```

```
function subtract16( a15..0, b15..0 )
    temp16..0 ← ( a15 || a15..0 ) - ( b15 || b15..0 )
```

```

    if ( temp16 ≠ temp15 ) then
        DSPControlouflag:20 ← 1
    endif
    return temp15..0
endfunction subtract

function sat16Subtract( a15..0, b15..0 )
    temp16..0 ← ( a15 || a15..0 ) - ( b15 || b15..0 )
    if ( temp16 ≠ temp15 ) then
        if ( temp16 = 0 ) then
            temp15..0 ← 0x7FFF
        else
            temp15..0 ← 0x8000
        endif
        DSPControlouflag:20 ← 1
    endif
    return temp15..0
endfunction sat16Subtract

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111						rs			rt		
						rd			SUBQ_S.W 10111		
									ADDU.QB 010000		
6						5			5		

Format: SUBQ_S.W rd, rs, rt

MIPSDSP

Purpose: Subtract Fractional Word

One Q31 fractional word is subtracted from another to produce a Q31 fractional result, with saturation.

Description: $rd \leftarrow \text{sign_extend}(\text{sat32}(rs_{31..0} - rt_{31..0}))$

The right-most Q31 fractional word in register *rt* is subtracted from the corresponding fractional word in register *rs*, and the 32-bit result is sign-extended to 64 bits and written to destination register *rd*. The subtraction is performed using signed saturating arithmetic. If the operation results in an overflow or an underflow, the result is clamped to either the largest representable value (0x7FFFFFFF hexadecimal) or the smallest representable value (0x80000000 hexadecimal), respectively, before being sign-extended and written to the destination register *rd*.

If the subtraction results in underflow, overflow, or saturation, a 1 is written to bit 20 in the *DSPControl* register within the *ouflag* field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
temp31..0 ← sat32Subtract( GPR[rs]31..0 , GPR[rt]31..0 )
GPR[rd]63..0 ← (temp31)32 || temp31..0

function sat32Subtract( a31..0, b31..0 )
    temp32..0 ← ( a31 || a31..0 ) - ( b31 || b31..0 )
    if ( temp32 ≠ temp31 ) then
        if ( temp32 = 0 ) then
            temp31..0 ← 0x7FFFFFFF
        else
            temp31..0 ← 0x80000000
        endif
        DSPControl_ouflag:20 ← 1
    endif
    return temp31..0
endfunction sat32Subtract
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL3 011111	rs	rt	rd	SUBQH.PH 01001	ADDUH.QB 011000	
SPECIAL3 011111	rs	rt	rd	SUBQH_R.PH 01011	ADDUH.QB 011000	
6	5	5	5	5	6	

Format: SUBQH[_R].PH
SUBQH.PH rd, rs, rt
SUBQH_R.PH rd, rs, rt

MIPSDSP-R2
MIPSDSP-R2

Purpose: Subtract Fractional Halfword Vectors And Shift Right to Halve Results

Element-wise fractional subtraction of halfword vectors, with a right shift by one bit to halve each result, with optional rounding.

Description: $rd \leftarrow \text{sign_extend}(\text{round}((rs_{31..16} - rt_{31..16}) \gg 1) \mid \mid \text{round}((rs_{15..0} - rt_{15..0}) \gg 1))$

Each element from the two right-most halfword values in register *rt* is subtracted from the corresponding halfword element in register *rs* to create an interim 17-bit result.

In the non-rounding instruction variant, each interim result is then shifted right by one bit before being written to the corresponding halfword element of destination register *rd*.

In the rounding version of the instruction, a value of 1 is added at the least-significant bit position of each interim result; the interim result is then right-shifted by one bit and written to the destination register.

The 32 most-significant bits of destination register *rd* are set to zero.

This instruction does not modify the *DSPControl* register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

ADDQH.PH
    tempB15..0 ← rightShift1SubQ16( GPR[rs]31..16 , GPR[rt]31..16 )
    tempA15..0 ← rightShift1SubQ16( GPR[rs]15..0 , GPR[rt]15..0 )
    GPR[rd]63..0 ← (tempB15)32 || tempB15..0 || tempA15..0

ADDQH_R.PH
    tempB15..0 ← roundRightShift1SubQ16( GPR[rs]31..16 , GPR[rt]31..16 )
    tempA15..0 ← roundRightShift1SubQ16( GPR[rs]15..0 , GPR[rt]15..0 )
    GPR[rd]63..0 ← (tempB15)32 || tempB15..0 || tempA15..0

function rightShift1SubQ16( a15..0 , b15..0 )
    temp16..0 ← (( a15 || a15..0 ) - ( b15 || b15..0 ))
    return temp16..1
endfunction rightShift1SubQ16

function roundRightShift1SubQ16( a15..0 , b15..0 )
    temp16..0 ← (( a15 || a15..0 ) - ( b15 || b15..0 ))
    temp16..0 ← temp16..0 + 1

```

```
    return temp16..1  
endfunction roundRightShift1SubQ16
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL3 011111	rs	rt	rd	SUBQH.W 10001	ADDUH.QB 011000	
SPECIAL3 011111	rs	rt	rd	SUBQH_R.W 10011	ADDUH.QB 011000	
6	5	5	5	5	6	

Format: SUBQH[_R].W
 SUBQH.W rd, rs, rt
 SUBQH_R.W rd, rs, rt

MIPSDSP-R2
MIPSDSP-R2

Purpose: Subtract Fractional Words And Shift Right to Halve Results

Fractional subtraction of word vectors, with a right shift by one bit to halve the result, with optional rounding.

Description: $rd \leftarrow \text{sign_extend}(\text{round}((rs_{31..0} - rt_{31..0}) \gg 1))$

The right-most word in register *rt* is subtracted from the word in register *rs* to create an interim 33-bit result.

In the non-rounding instruction variant, the interim result is then shifted right by one bit before being written to the destination register *rd*.

In the rounding version of the instruction, a value of 1 is added at the least-significant bit position of the interim result; the interim result is then right-shifted by one bit and written to the destination register.

The 32 most-significant bits of destination register *rd* are set to zero.

This instruction does not modify the *DSPControl* register.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

ADDQH.W
    tempA31..0 ← rightShift1SubQ32( GPR[rs]31..0 , GPR[rt]31..0 )
    GPR[rd]63..0 ← (tempB15)32 || tempA31..0

ADDQH_R.W
    tempA31..0 ← roundRightShift1SubQ32( GPR[rs]31..0 , GPR[rt]31..0 )
    GPR[rd]63..0 ← (tempB15)32 || tempA31..0

function rightShift1SubQ32( a31..0 , b31..0 )
    temp32..0 ← (( a31 || a31..0 ) - ( b31 || b31..0 ))
    return temp32..1
endfunction rightShift1SubQ32

function roundRightShift1SubQ32( a31..0 , b31..0 )
    temp32..0 ← (( a31 || a31..0 ) - ( b31 || b31..0 ))
    temp32..0 ← temp32..0 + 1
    return temp32..1
endfunction roundRightShift1SubQ32

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL3 011111	rs	rt	rd	SUBU.OB 00001	ADDU.OB 010100	
SPECIAL3 011111	rs	rt	rd	SUBU_S.OB 00101	ADDU.OB 010100	
6	5	5	5	5	6	

Format: SUBU[_S].OB

SUBU.OB rd, rs, rt

SUBU_S.OB rd, rs, rt

MIPS64DSP

MIPS64DSP

Purpose: Subtract Unsigned Octal Byte Vector

Element-wise subtraction of one vector of unsigned byte values from another to produce a vector of unsigned byte results, with optional saturation.

Description: $rd \leftarrow \text{sat8}(rs_{63..56} - rt_{63..56}) \parallel \text{sat8}(rs_{55..48} - rt_{55..48}) \parallel \text{sat8}(rs_{47..40} - rt_{47..40}) \parallel \text{sat8}(rs_{39..32} - rt_{39..32}) \parallel \text{sat8}(rs_{31..24} - rt_{31..24}) \parallel \text{sat8}(rs_{23..16} - rt_{23..16}) \parallel \text{sat8}(rs_{15..8} - rt_{15..8}) \parallel \text{sat8}(rs_{7..0} - rt_{7..0})$

Each byte element in *rt* is subtracted from the corresponding byte element in register *rs*.

For the non-saturating version of the instruction, the result modulo 256 is written into the corresponding position in register *rd*.

For the saturating version of the instruction the subtraction is performed using unsigned saturating arithmetic. If the subtraction results in underflow, the value is clamped to the smallest representable value (0 decimal, 0x00 hexadecimal) before being written to the destination register *rd*.

For each instruction, if any of the individual subtractions result in underflow or saturation, a 1 is written to bit 20 in the *DSPControl* register within the *ouflag* field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

SUBU.OB:

```
tempH7..0 ← subtractU8( GPR[rs]63..56 , GPR[rt]63..56 )
tempG7..0 ← subtractU8( GPR[rs]55..48 , GPR[rt]55..48 )
tempF7..0 ← subtractU8( GPR[rs]47..40 , GPR[rt]47..40 )
tempE7..0 ← subtractU8( GPR[rs]39..32 , GPR[rt]39..32 )
tempD7..0 ← subtractU8( GPR[rs]31..24 , GPR[rt]31..24 )
tempC7..0 ← subtractU8( GPR[rs]23..16 , GPR[rt]23..16 )
tempB7..0 ← subtractU8( GPR[rs]15..8 , GPR[rt]15..8 )
tempA7..0 ← subtractU8( GPR[rs]7..0 , GPR[rt]7..0 )
GPR[rd]63..0 ← tempH7..0 || tempG7..0 || tempF7..0 || tempE7..0 || tempD7..0 ||
tempC7..0 || tempB7..0 || tempA7..0
```

SUBU_S.OB:

```
tempH7..0 ← satU8Subtract( GPR[rs]63..56 , GPR[rt]63..56 )
tempG7..0 ← satU8Subtract( GPR[rs]55..48 , GPR[rt]55..48 )
tempF7..0 ← satU8Subtract( GPR[rs]47..40 , GPR[rt]47..40 )
tempE7..0 ← satU8Subtract( GPR[rs]39..32 , GPR[rt]39..32 )
```

```

tempD7..0 ← satU8Subtract( GPR[rs]31..24 , GPR[rt]31..24 )
tempC7..0 ← satU8Subtract( GPR[rs]23..16 , GPR[rt]23..16 )
tempB7..0 ← satU8Subtract( GPR[rs]15..8 , GPR[rt]15..8 )
tempA7..0 ← satU8Subtract( GPR[rs]7..0 , GPR[rt]7..0 )
GPR[rd]63..0 ← tempH7..0 || tempG7..0 || tempF7..0 || tempE7..0 || tempD7..0 ||
tempC7..0 || tempB7..0 || tempA7..0

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL3 011111	rs	rt	rd	SUBU.PH 01001	ADDU.QB 010000	
SPECIAL3 011111	rs	rt	rd	SUBU_S.PH 01101	ADDU.QB 010000	
6	5	5	5	5	6	

Format: SUBU[_S].PH
SUBU.PH rd, rs, rt
SUBU_S.PH rd, rs, rt

MIPSDSP-R2
MIPSDSP-R2

Purpose: Subtract Unsigned Integer Halfwords

Element-wise subtraction of pairs of unsigned integer halfwords, with optional saturation.

Description: $rd \leftarrow \text{sign_extend}(\text{sat16}(rs_{31..16} - rt_{31..16}) \parallel \text{sat16}(rs_{15..0} - rt_{15..0}))$

The two right-most unsigned integer halfwords in register *rs* are subtracted from the corresponding unsigned integer halfwords in register *rt*. The unsigned results are then written to the corresponding element in destination register *rd*.

In the saturating version of the instruction, if either subtraction results in an underflow the result is clamped to the minimum unsigned integer halfword value (0x0000 hexadecimal), before being written to the destination register *rd*.

The 32 most-significant bits of the destination register are set to zero.

For both instruction variants, if either subtraction causes an underflow the instruction writes a 1 to bit 20 in the *DSPControl* register in the *ouflag* field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

SUBU.PH
    tempB15..0 ← subtractU16U16( GPR[rt]31..16 , GPR[rs]31..16 )
    tempA15..0 ← subtractU16U16( GPR[rt]15..0 , GPR[rs]15..0 )
    GPR[rd]63..0 ← (tempB15)32 || tempB15..0 || tempA15..0

SUBU_S.PH
    tempB15..0 ← satU16SubtractU16U16( GPR[rt]31..16 , GPR[rs]31..16 )
    tempA15..0 ← satU16SubtractU16U16( GPR[rt]15..0 , GPR[rs]15..0 )
    GPR[rd]63..0 ← (tempB15)32 || tempB15..0 || tempA15..0

function subtractU16U16( a15..0, b15..0 )
    temp16..0 ← ( 0 || a15..0 ) - ( 0 || b15..0 )
    if ( temp16 = 1 ) then
        DSPControl_ouflag:20 ← 1
    endif
    return temp15..0
endfunction subtractU16U16

function satU16SubtractU16U16( a15..0, b15..0 )
    temp16..0 ← ( 0 || a15..0 ) - ( 0 || b15..0 )
    if ( temp16 = 1 ) then

```

```
        temp15..0 ← 0x0000
        DSPControl_ouflag:20 ← 1
    endif
    return temp15..0
endfunction satU16SubtractU16U16
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111	rs		rt		rd		SUBU.QB 00001		ADDU.QB 010000		
SPECIAL3 011111	rs		rt		rd		SUBU_S.QB 00101		ADDU.QB 010000		
6	5		5		5		5		6		

Format: SUBU[_S].QB
SUBU.QB rd, rs, rt
SUBU_S.QB rd, rs, rt

MIPSDSP
MIPSDSP

Purpose: Subtract Unsigned Quad Byte Vector

Element-wise subtraction of one vector of unsigned byte values from another to produce a vector of unsigned byte results, with optional saturation.

Description: $rd \leftarrow \text{sign_extend}(\text{sat8}(rs_{31..24} - rt_{31..24})) \parallel \text{sat8}(rs_{23..16} - rt_{23..16}) \parallel \text{sat8}(rs_{15..8} - rt_{15..8}) \parallel \text{sat8}(rs_{7..0} - rt_{7..0})$

The four right-most byte elements in *rt* are subtracted from the corresponding byte elements in register *rs*.

For the non-saturating version of the instruction, the result modulo 256 is written into the corresponding position in register *rd*.

For the saturating version of the instruction the subtraction is performed using unsigned saturating arithmetic. If the subtraction results in underflow, the value is clamped to the smallest representable value (0 decimal, 0x00 hexadecimal) before being written to the destination register *rd*.

For each instruction, the sign of the left-most byte result is extended into the 32 most-significant bits of the destination register.

For each instruction, if any of the individual subtractions result in underflow or saturation, a 1 is written to bit 20 in the *DSPControl* register within the *ouflag* field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```
SUBU.OB:
tempD7..0 ← subtractU8( GPR[rs]31..24 , GPR[rt]31..24 )
tempC7..0 ← subtractU8( GPR[rs]23..16 , GPR[rt]23..16 )
tempB7..0 ← subtractU8( GPR[rs]15..8 , GPR[rt]15..8 )
tempA7..0 ← subtractU8( GPR[rs]7..0 , GPR[rt]7..0 )
GPR[rd]63..0 ← (tempD7)32 || tempD7..0 || tempC7..0 || tempB7..0 || tempA7..0
```

```
SUBU_S.OB:
tempD7..0 ← satU8Subtract( GPR[rs]31..24 , GPR[rt]31..24 )
tempC7..0 ← satU8Subtract( GPR[rs]23..16 , GPR[rt]23..16 )
tempB7..0 ← satU8Subtract( GPR[rs]15..8 , GPR[rt]15..8 )
tempA7..0 ← satU8Subtract( GPR[rs]7..0 , GPR[rt]7..0 )
GPR[rd]63..0 ← (tempD7)32 || tempD7..0 || tempC7..0 || tempB7..0 || tempA7..0
```

```
function subtractU8( a7..0, b7..0 )
temp8..0 ← ( 0 || a7..0 ) - ( 0 || b7..0 )
```

```
    if ( temp8 = 1 ) then
        DSPControlouflag:20 ← 1
    endif
    return temp7..0
endfunction subtractU8

function satU8Subtract( a7..0, b7..0 )
    temp8..0 ← ( 0 || a7..0 ) - ( 0 || b7..0 )
    if ( temp8 = 1 ) then
        temp7..0 ← 0x00
        DSPControlouflag:20 ← 1
    endif
    return temp7..0
endfunction satU8Subtract
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL3 011111	rs	rt	rd	SUBU.QH 01001	ADDU.OB 010100	
SPECIAL3 011111	rs	rt	rd	SUBU_S.QH 01101	ADDU.OB 010100	
6	5	5	5	5	6	

Format: SUBU[_S].QH

SUBU.QH rd, rs, rt

SUBU_S.QH rd, rs, rt

MIPS64DSP-R2

MIPS64DSP-R2

Purpose: Subtract Unsigned Integer Halfwords

Element-wise subtraction of vectors of unsigned integer halfwords, with optional saturation.

Description: $rd \leftarrow \text{sat16}(rs_{63..48} - rt_{63..48}) \parallel \text{sat16}(rs_{47..32} - rt_{47..32}) \parallel \text{sat16}(rs_{31..16} - rt_{31..16}) \parallel \text{sat16}(rs_{15..0} - rt_{15..0})$

The four unsigned integer halfwords in register *rs* are subtracted from the corresponding unsigned integer halfwords in register *rt*. The unsigned results are then written to the corresponding element in destination register *rd*.

In the saturating version of the instruction, if either subtraction results in an underflow the result is clamped to the minimum unsigned integer halfword value (0x0000 hexadecimal), before being written to the destination register *rd*.

For both instruction variants, if either subtraction causes an underflow the instruction writes a 1 to bit 20 in the *DSPControl* register in the *ouflag* field.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

SUBU.PH
tempD15..0 ← subtractU16U16( GPR[rt]63..48 , GPR[rs]63..48 )
tempC15..0 ← subtractU16U16( GPR[rt]47..32 , GPR[rs]47..32 )
tempB15..0 ← subtractU16U16( GPR[rt]31..16 , GPR[rs]31..16 )
tempA15..0 ← subtractU16U16( GPR[rt]15..0 , GPR[rs]15..0 )
GPR[rd]63..0 ← tempD15..0 || tempC15..0 || tempB15..0 || tempA15..0

SUBU_S.PH
tempD15..0 ← satU16SubtractU16U16( GPR[rt]63..48 , GPR[rs]63..48 )
tempC15..0 ← satU16SubtractU16U16( GPR[rt]47..32 , GPR[rs]47..32 )
tempB15..0 ← satU16SubtractU16U16( GPR[rt]31..16 , GPR[rs]31..16 )
tempA15..0 ← satU16SubtractU16U16( GPR[rt]15..0 , GPR[rs]15..0 )
GPR[rd]63..0 ← tempD15..0 || tempC15..0 || tempB15..0 || tempA15..0

function subtractU16U16( a15..0, b15..0 )
temp16..0 ← ( 0 || a15..0 ) - ( 0 || a15..0 )
if ( temp16 = 1 ) then
    DSPControlouflag:20 ← 1
endif
return temp15..0
endfunction subtractU16U16

```

```
function satU16SubtractU16U16( a15..0, b15..0 )
    temp16..0 ← ( 0 || a15..0 ) - ( 0 || a15..0 )
    if ( temp16 = 1 ) then
        temp15..0 ← 0x0000
        DSPControlouflag:20 ← 1
    endif
    return temp15..0
endfunction satU16SubtractU16U16
```

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	16	15	11	10	6	5	0
SPECIAL3 011111	rs		rt		rd		SUBUH.OB 11001		ADDU.OB 010100		
SPECIAL3 011111	rs		rt		rd		SUBUH_R.OB 11011		ADDU.OB 010100		
6	5		5		5		5		6		

Format: SUBUH[_R].OB

SUBUH.OB rd, rs, rt

SUBUH_R.OB rd, rs, rt

MIPS64DSP-R2

MIPS64DSP-R2

Purpose: Subtract Unsigned Bytes And Right Shift to Halve Results

Element-wise subtraction of two vectors of unsigned bytes, with a one-bit right shift to halve results and optional rounding.

Description: $rd \leftarrow \text{round}((rs_{63..56} - rt_{63..56}) \gg 1) \parallel \text{round}((rs_{55..48} - rt_{55..48}) \gg 1) \parallel \text{round}((rs_{47..40} - rt_{47..40}) \gg 1) \parallel \text{round}((rs_{39..32} - rt_{39..32}) \gg 1) \parallel \text{round}((rs_{31..24} - rt_{31..24}) \gg 1) \parallel \text{round}((rs_{23..16} - rt_{23..16}) \gg 1) \parallel \text{round}((rs_{15..8} - rt_{15..8}) \gg 1) \parallel \text{round}((rs_{7..0} - rt_{7..0}) \gg 1)$

The eight unsigned byte values in register *rt* are subtracted from the corresponding unsigned byte values in register *rs*. Each unsigned result is then halved by shifting right by one bit position. The byte results are then written to the corresponding elements of destination register *rd*.

In the rounding variant of the instruction, a value of 1 is added to the result of each subtraction at the discarded bit position before the right shift.

The results of this instruction never overflow; no bits of the *ouflag* field in the *DSPControl* register are written.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

SUBUH.QB

```
tempH7..0 ← ( ( 0 || GPR[rs]63..56 ) - ( 0 || GPR[rt]63..56 ) ) >> 1
tempG7..0 ← ( ( 0 || GPR[rs]55..48 ) - ( 0 || GPR[rt]55..48 ) ) >> 1
tempF7..0 ← ( ( 0 || GPR[rs]47..40 ) - ( 0 || GPR[rt]47..40 ) ) >> 1
tempE7..0 ← ( ( 0 || GPR[rs]39..32 ) - ( 0 || GPR[rt]39..32 ) ) >> 1
tempD7..0 ← ( ( 0 || GPR[rs]31..24 ) - ( 0 || GPR[rt]31..24 ) ) >> 1
tempC7..0 ← ( ( 0 || GPR[rs]23..16 ) - ( 0 || GPR[rt]23..16 ) ) >> 1
tempB7..0 ← ( ( 0 || GPR[rs]15..8 ) - ( 0 || GPR[rt]15..8 ) ) >> 1
tempA7..0 ← ( ( 0 || GPR[rs]7..0 ) - ( 0 || GPR[rt]7..0 ) ) >> 1
GPR[rd]63..0 ← tempH7..0 || tempG7..0 || tempF7..0 || tempE7..0 || tempD7..0 ||
tempC7..0 || tempB7..0 || tempA7..0
```

SUBUH_R.QB

```
tempH7..0 ← ( ( 0 || GPR[rs]63..56 ) - ( 0 || GPR[rt]63..56 ) + 1 ) >> 1
tempG7..0 ← ( ( 0 || GPR[rs]55..48 ) - ( 0 || GPR[rt]55..48 ) + 1 ) >> 1
tempF7..0 ← ( ( 0 || GPR[rs]47..40 ) - ( 0 || GPR[rt]47..40 ) + 1 ) >> 1
tempE7..0 ← ( ( 0 || GPR[rs]39..32 ) - ( 0 || GPR[rt]39..32 ) + 1 ) >> 1
tempD7..0 ← ( ( 0 || GPR[rs]31..24 ) - ( 0 || GPR[rt]31..24 ) + 1 ) >> 1
```

```

tempC7..0 ← ( ( 0 || GPR[rs]23..16 ) - ( 0 || GPR[rt]23..16 ) + 1) >> 1
tempB7..0 ← ( ( 0 || GPR[rs]15..8 ) - ( 0 || GPR[rt]15..8 ) + 1) >> 1
tempA7..0 ← ( ( 0 || GPR[rs]7..0 ) - ( 0 || GPR[rt]7..0 ) + 1) >> 1
GPR[rd]63..0 ← tempH7..0 || tempG7..0 || tempF7..0 || tempE7..0 || tempD7..0 ||
tempC7..0 || tempB7..0 || tempA7..0

```

Exceptions:

Reserved Instruction, DSP Disabled

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL3 011111	rs	rt	rd	SUBUH 00001	ADDUH.QB 011000	
SPECIAL3 011111	rs	rt	rd	SUBUH_R 00011	ADDUH.QB 011000	
6	5	5	5	5	6	

Format: SUBUH[_R].QB
SUBUH.QB rd, rs, rt
SUBUH_R.QB rd, rs, rt

MIPSDSP-R2
MIPSDSP-R2

Purpose: Subtract Unsigned Bytes And Right Shift to Halve Results

Element-wise subtraction of two vectors of unsigned bytes, with a one-bit right shift to halve results and optional rounding.

Description: $rd \leftarrow \text{round}((rs_{31..24} - rt_{31..24}) \gg 1) \parallel \text{round}((rs_{23..16} - rt_{23..16}) \gg 1) \parallel \text{round}((rs_{15..8} - rt_{15..8}) \gg 1) \parallel \text{round}((rs_{7..0} - rt_{7..0}) \gg 1)$

The four unsigned byte values in register *rt* are subtracted from the corresponding unsigned byte values in register *rs*. Each unsigned result is then halved by shifting right by one bit position. The byte results are then written to the corresponding elements of destination register *rd*.

In the rounding variant of the instruction, a value of 1 is added to the result of each subtraction at the discarded bit position before the right shift.

The results of this instruction never overflow; no bits of the *ouflag* field in the *DSPControl* register are written.

Restrictions:

No data-dependent exceptions are possible.

The operands must be a value in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

SUBUH.QB
 $\text{tempD}_{7..0} \leftarrow ((0 \parallel \text{GPR}[rs]_{31..24}) - (0 \parallel \text{GPR}[rt]_{31..24})) \gg 1$
 $\text{tempC}_{7..0} \leftarrow ((0 \parallel \text{GPR}[rs]_{23..16}) - (0 \parallel \text{GPR}[rt]_{23..16})) \gg 1$
 $\text{tempB}_{7..0} \leftarrow ((0 \parallel \text{GPR}[rs]_{15..8}) - (0 \parallel \text{GPR}[rt]_{15..8})) \gg 1$
 $\text{tempA}_{7..0} \leftarrow ((0 \parallel \text{GPR}[rs]_{7..0}) - (0 \parallel \text{GPR}[rt]_{7..0})) \gg 1$
 $\text{GPR}[rd]_{..0} \leftarrow 0^{32} \parallel \text{tempD}_{7..0} \parallel \text{tempC}_{7..0} \parallel \text{tempB}_{7..0} \parallel \text{tempA}_{7..0}$

SUBUH_R.QB
 $\text{tempD}_{7..0} \leftarrow ((0 \parallel \text{GPR}[rs]_{31..24}) - (0 \parallel \text{GPR}[rt]_{31..24}) + 1) \gg 1$
 $\text{tempC}_{7..0} \leftarrow ((0 \parallel \text{GPR}[rs]_{23..16}) - (0 \parallel \text{GPR}[rt]_{23..16}) + 1) \gg 1$
 $\text{tempB}_{7..0} \leftarrow ((0 \parallel \text{GPR}[rs]_{15..8}) - (0 \parallel \text{GPR}[rt]_{15..8}) + 1) \gg 1$
 $\text{tempA}_{7..0} \leftarrow ((0 \parallel \text{GPR}[rs]_{7..0}) - (0 \parallel \text{GPR}[rt]_{7..0}) + 1) \gg 1$
 $\text{GPR}[rd]_{..0} \leftarrow 0^{32} \parallel \text{tempD}_{7..0} \parallel \text{tempC}_{7..0} \parallel \text{tempB}_{7..0} \parallel \text{tempA}_{7..0}$

Exceptions:

Reserved Instruction, DSP Disabled

31	26	25	21	20	11	10	6	5	0
SPECIAL3 011111		rs		mask		WRDSP 10011		EXTR.W 111000	
6		5		10		5		6	

Format: WRDSP
 WRDSP rs, mask
 WRDSP rs

**MIPSDSP
 Assembly Idiom**

Purpose: Write Fields to DSPControl Register from a GPR

To copy selected fields from the specified GPR to the special-purpose DSPControl register.

Description: $\text{DSPControl} \leftarrow \text{select}(\text{mask}, \text{GPR}[\text{rs}])$

Selected fields in the special register *DSPControl* are overwritten with the corresponding bits from the source GPR *rs*. Each of bits 0 through 5 of the *mask* operand corresponds to a specific field in the *DSPControl* register. A mask bit value of 1 indicates that the field will be overwritten using the bits from the same bit positions in register *rs*, and a mask bit value of 0 indicates that the corresponding field will be unchanged. Bits 6 through 9 of the *mask* operand are ignored.

The table below shows the correspondence between the bits in the *mask* operand and the fields in the *DSPControl* register; mask bit 0 is the least-significant bit in *mask*.

Bit	31	24	23	16	15	14	13	12	7	6	0
DSPControl field	ccond		ouflag			0	EFI	C	scount		pos
Mask bit	4		3				5	2	1		0

For example, to overwrite only the *scount* field in *DSPControl*, the value of the *mask* operand used will be 2 decimal (0x02 hexadecimal). After execution of the instruction, the *scount* field in *DSPControl* will have the value of bits 7 through 12 of the specified source register *rs* and the remaining bits in *DSPControl* are unmodified.

The one-operand version of the instruction provides a convenient assembly idiom that allows the programmer to write all the allowable fields in the *DSPControl* register from the source GPR, i.e., it is equivalent to specifying a *mask* value of 31 decimal (0x1F hexadecimal).

Restrictions:

No data-dependent exceptions are possible.

The operands must be values in the specified format. If they are not, the results are **UNPREDICTABLE** and the values of the operand vectors become **UNPREDICTABLE**.

Operation:

```

newbits31..0 ← 032
overwrite31..0 ← 0xFFFFFFFF
if ( mask0 = 1 ) then
  overwrite6..0 ← 07
  newbits6..0 ← GPR[rs]6..0
endif
if ( mask1 = 1 ) then
  overwrite12..7 ← 06
  newbits12..7 ← GPR[rs]12..7
endif
if ( mask2 = 1 ) then
  overwrite13 ← 0

```

```

    newbits13 ← GPR[rs]13
endif
if ( mask3 = 1 ) then
    overwrite23..16 ← 08
    newbits23..16 ← GPR[rs]23..16
endif
if ( mask4 = 1 ) then
    overwrite31..24 ← 08
    newbits31..24 ← GPR[rs]31..24
endif
if ( mask5 = 1 ) then
    overwrite14 ← 0
    newbits14 ← GPR[rs]14
endif

DSPControl ← DSPControl and overwrite31..0
DSPControl ← DSPControl or new31..0

```

Exceptions:

Reserved Instruction, DSP Disabled

Modular Subtract (MODSUB) Instruction Usage

MODSUB rd,rs,rt

The MODSUB instruction is intended to facilitate the implementation of modulo addressing or circular buffering by tracking the index of the last element in a circular buffer and the size of each element in the buffer. The instruction decrements a buffer index pointer (in source register *rs*) by the decrement value (held in register *rt*). When the zeroth element of the buffer is reached, (i.e., the value in *rs* is zero), the instruction rolls back the index value in the *rs* register to point to the last element in the buffer (whose value is also held in register *rt*). The layout of register *rt* is shown in Figure A.1.

Figure A.1 The layout of the *rt* register for MODSUB




Table A.1 Source Register *rt* Field Descriptions for MODSUB

Fields		Description
Name	Bits	
0	31:24	Ignored.
index-of-last-buffer-element	23:8	The index, in bytes, of the last element in the buffer. The buffer size need not be a power of two, e.g., for a buffer of 40 halfword elements this field would take the value 78. The maximum supported buffer size is 64 KB.
decrement	7:0	The decrement value, in bytes, to be subtracted from the index value (in <i>rs</i>) with each invocation of the MODSUB instruction.

For correct operation, the decrement value must be an integer multiple of the buffer size so that the value 0 will eventually be reached after repeated executions of the MODSUB instruction. If the buffer size is not an integer multiple of the decrement value the MODSUB instruction will not perform the modular wrap-around, leading to negative values in the destination register *rd*. Negative values used as index values for memory load operations may result in application errors. For example, if a negative index value is used with an index load word (LWX) instruction, an address error exception will occur.

Typically, the MODSUB instruction is used to manage a circular buffer of halfwords or paired halfwords, where the size of each element in the buffer—and hence the decrement value—is two or four bytes, respectively. The base address of the buffer should be aligned according to the natural width of the data elements in the buffer.

The operation of the MODSUB instruction is described by the following pseudo-code:

```
index-of-last-buffer-element = (rt>>8)&0xffff;
```

Modular Subtract (MODSUB) Instruction Usage

```
decrement = rt & 0xff;  
rd = (rs==0) ? index-of-last-buffer-element : rs-decrement;
```

An example block FIR filter implemented in C (borrowed from the MIPS DSP Library), is shown in [Figure A.2](#).

An example block FIR filter implemented in MIPS32 assembly and hand-tuned for the best performance for the MIPS32 24K for family, (borrowed from the MIPS DSP Library), is shown in [Figure A.3](#) and [Figure A.4](#).

The same block FIR filter code, written in C, but optimized using the MODSUB instruction is shown in [Figure A.5](#).

Figure A.2 Block FIR Filter Example Code in C (borrowed from the MIPS® DSP Library)

```
void  
mips_block_fir_filter16(  
    int16_t *output,  
    const int16_t *input,  
    size_t num_samples,  
    const int16_t *coeffs,  
    int16_t *delay_line,  
    size_t num_taps,  
    int scale,  
    unsigned int flag  
)  
{  
    size_t i;  
    int16_t *pdelay;  
    const int16_t *pcoeff;  
    int64_t acc;  
    size_t k;  
    int16_t a;  
    int32_t z;  
    scale += 15;  
    for ( i = num_samples; i; --i ) {  
        pdelay = delay_line;  
        pcoeff = coeffs;  
        acc = 0;  
        for ( k = num_taps - 1; k; --k ) {  
            a = pdelay[ 1 ];  
            *pdelay++ = a;  
            acc += (int32_t) a * *pcoeff++;  
        }  
        a = *input++;  
        *pdelay = a;  
        acc += (int32_t) a * *pcoeff;  
        z = acc>>scale;  
        *output++ = SAT16( z );  
    }  
}
```

Figure A.3 Block FIR Filter Example Code in C (Borrowed From the MIPS® DSP Library)

```
/*
mips_block_fir_filter16 function
*/
    .text
    .globl mips_block_fir_filter16
    .ent mips_block_fir_filter16
    .set noreorder

mips_block_fir_filter16:
    .frame $sp, 0, $ra
    #$a0 = output pointer
    #$a1 = input pointer
    #$a2 = number of samples
    #$a3 = coefficient pointer
    #$t0 = a (16bit)
    #$t1 = pdelay
    #$t2 = pcoeff
    #$t7 = innerloop counter
    #$v0 = scale (0-16)
    lw $t1, 16($sp)
    lw $t7, 20($sp)
    lw $v0, 24($sp)
    andi $a2, 0xFFFC #ensure num_samples is a multiple of 4
    beqz $a2, cleanup #ensure num_samples is positive
    andi $t7, $t7, 0xFFFC
    addiu $t7, -1 #t7 is innerloop counter (multiple of 4)-1
    addiu $v0, 15 #v0 is lo bit shift
    li $t0, 32
    subu $v1, $t0, $v0 #v1 is hi bit shift
    addiu $t8, $zero, 0x8000
    addiu $t9, $zero, 0x7FFF
    sll $a2, 1
    addu $a2, $a0 #outerloop counting on pointer
    sll $t5, $t7, 1
    addu $t5, $t1 #innerloop counting on delay pointer
    mult $zero, $zero #zero out hilo
    move $t2, $a3 #init pcoeff pointer
    lw $t1, 16($sp) #init pdelay pointer

outerLoop:
innerLoop3x:
    lh $t0, 2($t1) #load the next delay
    lh $t4, 0($t2) #load the coefficient
    sh $t0, 0($t1) #shift it back one
    madd $t0, $t4 #accumulate
    lh $t0, 4($t1) #load the next delay
    lh $t4, 6($t1) #load the next delay
    lh $t3, 2($t2) #load the coefficient
    lh $t6, 4($t2) #load the coefficient
    sh $t0, 2($t1) #shift it back one
    sh $t4, 4($t1) #shift it back one
    madd $t0, $t3 #accumulate
    madd $t4, $t6 #accumulate
    addiu $t1, 6 #increment delay pointer
    addiu $t2, 6 #increment coeff ptr in branch delay
```

Figure A.4 Block FIR Filter Example Code in C (Borrowed From the MIPS® DSP Library)

```

innerLoop4x:
    beq $t5, $t1, innerLoopEnd

innerLoop:
    lh $t0, 2($t1) #load the next delay
    lh $t4, 4($t1) #load the next delay
    lh $t3, 0($t2) #load the coefficient
    lh $t6, 2($t2) #load the coefficient
    sh $t0, 0($t1) #shift it back one
    sh $t4, 2($t1) #shift it back one
    madd $t0, $t3 #accumulate
    madd $t4, $t6 #accumulate
    lh $t0, 6($t1) #load the next delay
    lh $t4, 8($t1) #load the next delay
    lh $t3, 4($t2) #load the coefficient
    lh $t6, 6($t2) #load the coefficient
    sh $t0, 4($t1) #shift it back one
    sh $t4, 6($t1) #shift it back one
    madd $t0, $t3 #accumulate
    madd $t4, $t6 #accumulate
    addiu $t1, 8 #increment delay pointer
    bne $t5, $t1, innerLoop
    addiu $t2, 8 #increment coeff ptr in branch delay

innerLoopEnd:
    lh $t0, 0($a1) #a = *input
    lh $t3, 0($t2) #load the coeff
    addiu $a1, 2 #increment the input pointer
    madd $t0, $t3 #accumulate
    mflo $t4
    addiu $a0, 2 #increment the output pointer
    mfhi $t3
    sh $t0, 0($t1) #*pdelay = a;
    mult $zero, $zero #zero out hilo
    move $t2, $a3 #init pcoeff pointer
    lw $t1, 16($sp) #init pdelay pointer
#Scale
    srlv $t4, $t4, $v0 #shift low bits right
    sll $t3, $v1 #shift hi bits left
    addu $t4, $t3 #merge
#SAT16
    slt $t3, $t4, $t8
    movn $t4, $t8, $t3
    slt $t3, $t9, $t4
    movn $t4, $t9, $t3
    bne $a2, $a0, outerLoop
    sh $t4, -2($a0) #Assign output

outerLoopEnd:
cleanup:
    jr $ra
    nop
    .end mips_block_fir_filter16
    .set reorder

```

Figure A.5 Block FIR Filter Example Code in C Using MODSUB (Borrowed From the MIPS® DSP Library)

```
void
mips_block_fir_filter16(
    int16_t *output,
    const int16_t *input,
    size_t num_samples,
    const int16_t *coeffs,
    int16_t *delay_line,
    size_t num_taps,
    int scale,
    unsigned int flag
)
{
    size_t i;
    int16_t *pdelay;
    const int16_t *pcoeff;
    a64 acc;
    size_t k;
    int32_t rt;
    unsigned int ndx_x = 0;
    int32_t temp_pdelay;
    int h, x;

    // index of last element = # of taps-1, decrement = 2
    rt = ( ((num_taps-1)*2) << 8 ) || 2;
    pdelay = delay_line;
    for (i = num_samples; i; --i) {
        pdelay[ndx_x] = *input++;
        ndx_x = __builtin_mips_modsub (ndx_x, rt);
        pcoeff = coeffs;
        acc = 0;
        for (k=num_taps-1; k; k--) {
            //acc += *pcoeff++ * pdelay[ndx_x];
            temp_pdelay = __builtin_mips_lhx ((void *) pdelay, ndx_x);
            acc = __builtin_mips_dpaq_l_w (acc, *pcoeff, temp_pdelay);
            pcoeff++;
            ndx_x = __builtin_mips_modsub (ndx_x, rt);
        }
        *output++ = (int16_t) __builtin_mips_extrv_rs_w (acc, scale+16);
    }
}
```

Note that the original C version of the code compiled using the SDE-GCC compiler with the best possible optimization takes 575 cycles per element for a 40 tap filter. The hand-optimized assembly version without the MODSUB instruction takes 212 cycles per element on the 24K processor. The C implementation using the MODSUB instruction executes in 80 cycles per element (to be verified with simulation), projected for a future implementation in a MIPS core with a 24K-like pipeline. This is a performance improvement of 2.6× over the hand-optimized assembly version that uses no DSP ASE instructions.


In addition, program size is reduced when using MODSUB. The DSP ASE assembly implementation of the filter requires about 54 instructions in both the outer and inner loop. Using the DSP ASE and MODSUB reduces this number to 23 instructions.

Synthesizing Some Common Operations with Existing Instructions

B.1 Funnel Shift Through Two GPRs

A funnel shift of two registers `r1` and `r2` concatenated can be achieved by a four instruction sequence of `SRL` (or `SRLV`) and `INS` (from Release 2). Desired operation is $(r1 \mid r2)$ are logically right shifted by shift-bits with the results still available registers `r1` and `r2`. The upper bits of `r1` are zero-filled.

Figure B.6 Operation of Two-Register Funnel Shift by A Bits



This operation would typically be used for a delay line calculation for a filter operation where the halfword in one register is shifted through.

Assuming the shift amount is known statically to be say `sa` bits (say 16). With the following instruction sequence below, the results are in the `r1|r2` registers when done. The right-shifted bits remaining from `r1` are still in `r1`, so that the next iteration can use `r1`. After the next iteration, note that there will be no real bits left in `r1` and a new value would need to be loaded in with a `LW` instruction. Note that this sequence cannot be done if the shift amount is variable, since there is no variable variant of the insert `INS` instruction.

1. `SRL r2,r2,16 # shift the r2 register to right-justify the required bits`
2. `INS r2, r1, 32-16, 16 # insert the least-significant 16 bits of r1 into r2`
3. `SRL r1,r1,16 # shift by the required amount to right-justify for the next time`

This ASE proposes a variable insert instruction that takes the `pos` and `size` bits from the `DSPControl` register, fields `scount` and `pos`. This allows a variable version of this instruction sequence. Note that the shift amount in `scount` must also be put into register `r3` to use in the `SRL` instructions.

1. `SRL r2,r2,r3 # shift the r2 register by the value in r3`

2. `INSV r2, r1` # insert the least-significant 16 bits of r1 into r2
3. `SRL r1,r1,r3` # shift by the required amount to right-justify for the next time

B.2 Count Redundant Leading Sign Bits

If you want to count the number of redundant leading sign bits of some value in register r1, it takes four instructions, and the result is available in rd1 when done. Uses 3 GPRs in addition to the one specifying the input value.

```
CLZ rd1, r1
CLO rd2, r1
MOVN rd1, rd2, rd2
ADDIU rd1, rd1, -1
```

B.3 Complex Multiplication Operation

A complex multiply operation assumes that the real and imaginary part of the complex number are in the upper and lower halves of the register respectively. Note that the definition of upper and lower is endian-dependent, but this should not concern the user since using standard assembler mnemonics for the instructions should give the correct result. Hence, in the following discussion there is no further mention of the endian-ness of the processor.

TBD.


B.4 Pack Values from Two Source Registers into a Single Destination Register

There are several different ways for packing data from two source registers to a destination register. The scenarios discussed below mostly deal with 16-bit data except the first example where two Q31 data from two source registers are packed into a single destination as two Q15 values in the upper and lower halves of the register.

B.4.1 Source Data is in Q31 format

When the data is in Q31 format in two source registers, and these needed to be reduced to two Q15 data values that are packed into a single 32 bit register, then this can be done using the `PRECRQ.PH.W` instruction. This instruction takes the most significant bits of the two source registers (dropping the least-significant 16 bits), and packing this into a single destination register, as shown in [Figure B.7](#). The instruction is invoked as: `PRECRQ.PH.W rd, rs, rt`


Figure B.7 Reduce Two Q31 Values in Separate Registers to Two Q15 Values in a Single Register



B.4.2 Pack Upper and Lower 16-bit Values Respectively into a Destination Register

This operation can be done using a single PICK instruction by first setting the DSPControl register's cc bits to a value of 0x2. If the PICK is done many times in a loop, then the DSPControl cc bits can be set outside the loop and reused over and over again with no extra penalty. The instruction is invoked as PICK rd, rs, rt.


Figure B.8 Pack Upper and Lower Values



B.4.3 Pack Lower and Lower 16-bit Values Respectively into a Destination Register

If it is acceptable for the destination register to also be the second source register then the instruction to use would be INS rt, rs, 16, 16. The third and fourth operands are position and size, respectively.


Figure B.9 Pack Lower and Lower Values



B.4.4 Pack Lower and Upper 16-bit Values Respectively into a Destination Register

This can be done using the existing PACKRL instruction introduced in the DSP ASE, and invoked as `PACKRL rd, rs, rt`.


Figure B.10 Pack Lower and Upper Values



B.4.5 Rotate Lower and Upper 16-bit Values in a Single Register

This can be done using the existing ROTR instruction introduced in Release 2, and invoked as `ROTR rd, rs, 16`.

Figure B.11 Rotate Lower and Upper Values



B.5 Packing Data from Memory into Registers

B.5.1 Two Contiguous Q15 Values in Memory

If there are two Q15 values in memory in contiguous locations, then they can simply be brought into a register in SIMD format using the LW as specified in the MIPS32 architecture, or the LWX instructions as specified in the MIPS DSP ASE specification.


B.5.2 Two Non-Contiguous Q15 Values in Memory

Two non-contiguous Q15 values in memory must first be loaded into two registers and then packed together as follows:

```
LHU r1,offset1(r5) // load the Q15 value in r1 in the lsb and zero fill upper
LHU r2,offset2(r5) // load the Q15 value in r2 in the lsb and zero fill upper
INS r1, r2, 16, 16 // insert right-most 16 bits from r2 into bit pos 16 in r1
```

Figure B.12 shows the result of this three-instruction sequence on the \$r1 register when using an example memory configuration as shown.

Figure B.12 Pack Two Q15 Values in Non-Contiguous Memory as two SIMD Q15 Values in a Single Register



B.6 Variable Bit Extraction (from an Input Bit Stream)

We assume that the bitstream is read using a LW or LD instruction from either a file or an input device driver buffer. This section describes the most efficient way to read a variable number of bits from this bit stream to parse the header and to obtain the data from this bit stream.

B.6.1 Beware of Little-Endian MIPS64/microMIPS64 Processors

Note that all naturally occurring bit streams are big-endian, hence, a LD instruction, to read two words from the bit stream would work correctly on a big-endian processor, but will fail on a little endian processor. Hence, on a microMIPS64/MIPS64 little-endian processor the LD would need to be replaced by a pair of LWL and LWR instructions to ensure that the word 0 goes to the upper (left) side of the GPR and word 1 goes to the lower (right) side of the GPR.

The accumulator is used for the bit extract process. Any one of the four can be used for this purpose. The bit extract process works by loading the *HI* and *LO* with two initial words from the bit stream. The pos field in the DSPcontrol register points to the highest bit position of the active bits in the *HI-LO* pair. So initially, pos must be initialized with 63 (for the MIPS32 architecture, the positions go from 0 to 63). An analogous operation can be done on the MIPS64 architecture.

Once *HI-LO* and pos are initialized, all the state is ready for beginning the bit extract process. The number of bits to be extracted is put into a register to use the variable form of the instruction. This is not necessary, if this value is known at compile-time, and then the non-variable version of the instruction can be used with the savings of one GPR usage.

The extract instruction in its full form, i.e., EXTPDPV, implies, extract using pos, decrement pos, and is a variable version. The size bits to be extracted from the *HI-LO* pair is extracted from the left-most position specified by pos. These size bits are put in the right-most position of the destination GPR and the upper bits are zero-filled. This readies the extracted bits for immediate use, most probably a comparison with a flag value, etc. This instruction also decrements pos by size once the extraction is done. This readies the pos value for the next extract instruction.

Once all the bits in *HI* (and potentially some in *LO*) are extracted, it is time to get a new word from the bit-stream. This is done by copying *LO* to *HI*, while incrementing the pos value by the appropriate value, i.e., size of the *LO* register and then moving a new word from the GPR to *LO*.

```

/* Initialization step before starting to use the bit extraction process */
/* The pseudo code shows the first two words of the bit stream loaded into ac3*/
    LW r2,0(r7)
    LW r3,4(r7)
    MTLO ac3,r2
    MTHI ac3,r3
    ADDI r7, r7, 8 ; update pointer to ready for the next load
/* The pos field in DSPcontrol is initialized to 63 (for the MIPS32 arch) */
    ADDI r4, zero, 63
    WRDSP r4,1

/* Now that the state is all initialized, the main part, i.e, the bit extraction*/
/* is the following sequence of instructions. This would probably be implemented */
/* as an inline function, where the number of bits to be extracted is available */
/* in some register, say r5 */

bit_extract:
/* extract size bits in r5 from ac3 at left-most position pos into r6 */
    EXTPDPV r6,ac3,r5
/* check to ensure that there are sufficient bits left for next time */
    BPOSGE32 done
    LW r2, 0(r7) ; branch delay, load ahead of time, no harm in doing so
/* refill bits from the stream */
    ADDI r7, r7, 4
    MTHLIP r2, ac3
done:

```

As can be seen in the code above, bit extraction can be done in 3 instructions in the common case, and when a refill needs to happen, it takes 6 instructions. Most likely there will be some processing that happens between the extract instruction and the branch instruction since the extracted bits have to be processed. This processing is algorithm-specific and not shown here.

Without the bit extract instruction and the specialized branch instruction, this would take 7 instructions, so there is a 2.33x reduction in the number of instructions needed for bit extraction. When a refill needs to happen, this took an additional 5 instructions before, and with the DSP ASE, it takes 3 instructions as shown above. Hence, this is a total of 6 (3+3) instructions versus 12 (7+5) instructions before, a 2x reduction. If we assume very simply that every fifth time we have to invoke a refill, then the instructions needed would reduce from $(7*4+12)=40$ to $(3*4+7)=19$, which is nearly a 2x reduction overall. For an algorithm like Dolby Digital, as much as 30% of its execution time can be spent in the bit-extraction process, and therefore a 1.74x reduction in this would result in an overall algorithm speedup of about 15%. If the total CPU requirement for Dolby Digital is 50 MHz, then this reduces to 42.5 MHz. Together with other features of the DSP ASE, the overall improvement for this algorithm would be higher, this approximation is only being made for this particular bit extraction part of the algorithm.

B.7 Huffman Decoding

Huffman decoding requires finding a best match between a possible code in the bit stream and the Huffman Code Book. We can use the EXTPDV instruction to extract a different number of bits from the bit stream each time to check against the last entry in the Huffman Code Table. This instruction does not alter the HI-LO accumulator. Once a match has been found, then the EXTPDPV instruction can be used to actually pull out the bits and change the pos value which hold the number of active bits in the accumulator.

A typical Huffman Decode compare loop would look something like this. Note that \$r7 hold the pointer to the Huffman table in memory. The number of bits are the first entry in the table, followed by the code word.

Synthesizing Some Common Operations with Existing Instructions

```
loop:
    LW r1, 0(r7)          ; load the number of bits in the Huffman Table
    LW r2, 4(r7)          ; load the codeword from the table
    EXTPV r3,ac2,r1       ; extract $r1 bits from the bit stream for comparing
    BNEQ r3, r2, loop     ; compare code words
    ADDI r7, r7, 8        ;prepare for the next code word
match: /* the previous index matched, we added in the branch delay slot */
      /* undo the previous ADDI to get the matched codeword table index */
```

The Huffman decode loop implemented with the DSP ASE instructions as shown above takes 5 instructions. Using MIPS32 instructions, this loop takes 15 instructions, a savings of 10 instructions.

Endian-Agnostic Reference to Register Elements

C.1 Using Endian-Agnostic Instruction Names

Certain instructions being proposed in the ASE only operate on a subset of the operands in the register. In most cases, this is simply the left (**L**) or right (**R**) half of the register. Some instructions refer to the left alternating (**LA**) or right alternating (**RA**) elements of the register. But this type of reference does not take the endian-ness of the processor and memory into account. Since the DSP ASE instructions do not take the endian-ness into account and simply use the left or right part of the register, this section describes a method by which users can take advantage of user-defined macros to translate the given instruction to the appropriate one for a given processor endian-ness.

An example is given below that uses actual element numbers in the mnemonics to be endian-agnostic.

In the MIPS32 architecture, the following conventions could be used:

- PH0 refers to halfword element 0 (from a pair in the specified register).
- PH1 refers to halfword element 1.
- QB01 refers to byte elements 0 and 1 (from a quad in the specified register).
- QB23 refers to byte elements 2 and 3.
- QB02 refers to (even) byte elements 0 and 2.
- QB13 refers to (odd) byte elements 1 and 3.

In the MIPS64 architecture, the following conventions could be used:

- PW0 refers to word element 0.
- PW1 refers to word element 1.
- QH01 refers to halfword elements 0 and 1.
- QH23 refers to halfword elements 2 and 3.
- QH02 refers to halfword elements 0 and 2.
- QH13 refers to halfword elements 1 and 3.
- OB0123 refers to byte elements 0--3.
- OB4567 refers to byte elements 4--7.

- OH0246 refers to (even) byte elements 0, 2, 4, and 6.
- OH1357 refers to (odd) byte elements 1, 3, 5, and 7.

The even and odd subsets are mainly used in storing, computing on, and loading complex numbers that have a real and imaginary part. If the real and imaginary parts of a complex number are stored in consecutive memory locations, then computations that involve only the real or only the imaginary parts must first extract these to a different register. This can most effectively be done using the even and odd formats of the relevant operations.


Note that these mnemonics are translated by the assembler to underlying real instructions that operate on absolute element positions in the register based on the endian-ness of the processor.

C.2 Mapping Endian-Agnostic Instruction Names to DSP ASE Instructions

To illustrate this process, we will use one instruction as an example. This can be repeated for all the relevant instructions in the ASE.

The **MULEQ_S** instruction multiplies fractional data operands to expanded full-size results in a destination register with optional saturation. Since the result occupies twice the width of the input operands, only half the operands from the source registers are operated on at a time. So the complete instruction mnemonic would be given as **MULEQ_S.W.PH0 rd, rs, rt** where the second part (after the first dot) indicates the size of the result, and the third part (after the second dot) indicates the element of the source register being used, which in this example is the 0th element. The real instructions that the hardware implements are **MULEQ_S.W.PHL** and **MULEQ_S.W.PHR** which operate on the left halfword element and the right halfword element respectively, of the given source registers, as shown in [Figure C.1](#). The user can map the user instruction (with **.PH0**) to the **MULEQ_S.W.PHL** real instruction if the processor is big-endian or to the real instruction **MULEQ_S.W.PHR** if the processor is little-endian.

Figure C.1 The Endian-Independent PHL and PHR Elements in a GPR for the MIPS32 Architecture



Then **MULEQ_S.W.PH1 rd, rs, rt** instruction can be mapped to **MULEQ_S.W.PHR** if the processor is big-endian (see [Figure C.2](#)), and to **MULEQ_S.W.PHL** real instruction if the processor is little-endian (see [Figure C.3](#)).

Figure C.2 The Big-Endian PH0 and PH1 Elements in a GPR for the MIPS32 Architecture





Figure C.3 The Little-Endian PH0 and PH1 Elements in a GPR for the MIPS32 Architecture



In the MIPS64 architecture, the instruction might be **MULEQ_S.PW.QH01**, which would be mapped to **MULEQ_S.PW.QHL** when the processor is big-endian, and to **MULEQ_S.PW.QHR** (which actually specifies two right-side elements) when the processor is little-endian. QHL implies the two left elements and QHR indicates the two right elements in the register as shown in Figure C.4.

Figure C.4 The Endian-Independent QHL and QHR Elements in a GPR for the microMIPS64 Architecture




Figure C.5 The Big-Endian QH01 and QH23 Elements in a GPR for the microMIPS64 Architecture





Figure C.6 The Little-Endian QH01 and QH23 Elements in a GPR for the microMIPS64 Architecture



To specify the even and odd type operations, a user instruction (to use odd elements) such as **PRECEQ_S.PH.QB02** (which precision expands the values) would be mapped to **PRECEQ_S.PH.QBLA** or **PRECEQ_S.PH.QBRA** depending on whether the endian-ness of the processor was big or little, respectively. (**LA** stands for left-alternating and **RA** for right-alternating).

Figure C.7 The Endian-Independent QBL and QBR Elements in a GPR for the MIPS32 Architecture





Figure C.8 The Endian-Independent QBLA and QBRA Elements in a GPR for the MIPS32 Architecture



Revision History

In the left hand page margins of this document you may find vertical change bars to note the location of significant changes to this document since its last release. Significant changes are defined as those which you should take note of as you use the MIPS IP. Changes to correct grammar, spelling errors or similar may or may not be noted with change bars. Change bars will be removed for changes which are more than one revision old.

Please note: Limitations on the authoring tools make it difficult to place change bars on changes to figures. Change bars on figure titles are used to denote a potential change in the figure itself.

Version	Date	Comments
1.00	6 July, 2005	Initial revision
1.10	30 January, 2006	Typographical fixes.
2.00	12 January, 2007	Added the DSP ASE Rev2 instructions to the specification and related material.
2.10	18 May, 2007	Allow MADD, MADDU, MSUB, MSUBU, MULT, and MULTU that access ac1-ac3 to be in the DSP ASE (Revision 1) version. Fix typographical errors.
2.20	July 15, 2008	- Update copyrights. - Update contact information.
2.21	January 02, 2009	EXTR.W, EXTR_R.W, EXTR_RS.W, EXTRV.W, EXTRV_R.W and EXTRV_RS.W all set DSPControl_ouflag for overflow/saturation, even for intermediate values.
2.22	January 06, 2009	- SHRA[_R].* Operation description was incorrectly not using the rounded intermediate values. - PRECRQU_S* instructions set bit 22 in DSPControl if clamping occurred. - DPAQX_S.W.PH, PDAQX_SA.W.PH, DPSQX_S.W.PH, DPSQX_SA.W.PH were incorrectly marked DSP ASE Rev1 instructions, actually Rev2 instructions.
2.23	June 26, 2009	MADD, MADDU, MSUB, MSUBU, MULT and MULTU description pages listed these as Rev2 DSPASE, when they were actually included in Rev1.
2.24	September 03, 2009	No content change. Rev 2.23 was generated with incorrect script parameters.
2.25	April 06, 2010	- Title change to match microMIPS32/64 and updated MIPS32/64 base ISA document sets. - microMIPS mentioned in “About This Book” chapter. - Got rid of blank page.
2.30	October 20, 2010	Some clean-up for microMIPS version. Those edits are not visible for MIPS32/64 versions.
2.31	March 20, 2011	Reclassification of microMIPS AFP version. No changes for MIPS32/64.
2.32	March 21, 2011	Edit for microMIPS. No changes for MIPS32/64.

Revision History

Version	Date	Comments
2.33	April 23,2011	- Remove the x fields in the instruction encoding diagrams. Replace them with explicit binary values. - MUL.PH & MUL_S.PH had wrong minor opcode mnemonic string in the instruction description page. Binary value was correct. - EXTR.W and EXTRV.W pseudocode – comparison checks are for 33bit values not 32bit values. - PRECR_SRA[_R].PH.W , PRECR_SRA[_R].QH.PW not listed as DSPRev2 in Summary. - SHRAV.OB & SHRAV_R.OB had wrong minor opcode mnemonic string in the instruction description page. Binary value was correct. - SHLL.OB encoding was missing in SPECIAL3 Figure 5.5. - SUBUH.OB & SUBUH_R.OB placement in the Chapter 5 opcode table was incorrect. They are in ADDU.OB table, not ADDUH.OB table. - DPSU.H.OBL & DPSU.H.OBR were missing in the summary of instructions. They were incorrectly listed as DPAU.H.OBL & DPAU.H.OBR.
2.34	May 6, 2011	- SPECIAL3 SHLL.QB instruction sub-class opcode changed from SLL.QB to SHLL.QB. - SPECIAL3 DPAQ.W.PH instruction sub-class name changed to DPA.W.PH - SHRA_R.W with shift amount 0 does not round – changed the pseudocode and created a new function, <code>rnd32ShiftRightArithmetic()</code>, which is shared with SHRAV_R.W. - SHRAV_R.W does not operate element-wise and the rounding is not optional – changed the description accordingly. - Pseudocode functions <code>shift16Left()</code>, <code>sat16ShiftLeft()</code>, and <code>sat32ShiftLeft()</code> fixed to show the correct discarded bits. - Pseudocode function <code>shift8Left()</code> fixed to handle unsigned bytes and to show the correct discarded bits. - MULQ_[R]S instructions' pseudocode fixed to use a 64-bit temporary for the overflow condition. - Added a new pseudocode function for MUL.PH to set <i>DSPControl</i> bit 21 in case of overflow. - Changed pseudocode function <code>sat16MultiplyQ15Q15()</code> to set <i>DSPControl</i> bit 21 in case of overflow. - Added a new pseudocode function for MULEQ_S.W.PHL and MULEQ_S.W.PHR to set <i>DSPControl</i> bit 21 in case of overflow. - MODSUB pseudocode changed to use all 32 bits of source register. - Resorted some of the instructions in alphabetical order.