

# Fx<sup>™</sup>100100-5, Fx10050-5 Chipsets

For DSLAMs, ONUs, OLTs, and Broadband Concentrators



The Fx<sup>™</sup>100100-5 and Fx10050-5 chipsets are the industry's first IPTV-optimized multi-mode (VDSL2,VDSL, ADSL2+, ADSL2 and ADSL) solutions for central office (CO) equipment (DSLAMs,ONUs and other broadband concentrators). Both chipsets support all 8, 12 and 17 MHz profiles. The Fx100100-5 chipset additionally supports the 30 MHz profile. The chipsets also support the VDSL, ADSL2+, ADSL2 and ADSL standards.

The rich set of features which were previously unavailable in such chipsets include: on-chip classification, queuing and scheduling for enhanced quality of service (QoS) in IPv4 and IPv6 networks, enhanced Impulse noise protection, and dual latency and dual interleaving over all network interfaces. Such features enable unsurpassed interactive broadband experience.

These high bandwidth, multi-port chipsets are powerful complements to fiber technology. Common attributes of both chipsets include: the industry's highest performance and density with the lowest power consumption, VDSL long range (VLR) capability with programmable U0, plug-and-play per-port multi-mode operation, integrated adaptive hybrid for best line impedance matching, full band plan configurability for worldwide applications and interoperability with deployed CPE. The Fx100100-5 and Fx10050-5 chipsets are 100% pin-compatible, which allows system vendors to develop a single platform for worldwide deployment and reduces their development costs and time to market.

Both chipsets consist of an eight-port BME (DSP engine), a four-port analog front end (AFE), a four-port integrated front end (IFE), a two-port line driver with programmable 8.5 - 20.5 dBm drive and the Ikanos Programmable Operating System<sup>TM</sup> (iPOS).The iPOS consists of firmware and an OS-independent application programming interface (API) that enables easy integration into existing management software.

The Fx100100-5 and Fx10050-5 chipsets enable equipment vendors to develop a single system to deliver a full suite of revenuegenerating interactive broadband services. The highly-integrated architecture enables the design of smaller, simpler, denser systems with fewer components. Carriers can now achieve their goal of delivering universal service at 100 Mbps while simultaneously future-proofing their networks.

### **Target Markets**

- Multi-tenant and Multi-Dwelling units (MxU)
- Fiber to the Basement/Building (FTTB)
- Fiber to the node (FTTN)
- Fiber to the Curb (FTTC)
- Fiber to the Premise (FTTP)
- Fiber to the Home (FTTH)

### **Applications**

- Fiber-fast Broadband, Peer to Peer Networking, Online Gaming/Hosting
- Triple play services
- IPTV (HDTV and SDTV)
- Voice over IP
- High-resolution Video Conferencing

#### **Features**


- Eight-port BME DSP Engine
- Four-port AFE
- Four-port IFE
- Two-port Line Driver with LNA
- iPOS Firmware and API

#### **Development Tools**


- Evaluation Systems
- Reference Designs
- Application Notes
- Complete Software Suite
- Bill of materials (BOM)



## Central Office Equipment Diagram



# - System Block Diagram







#### **Key Features**

- Supports mandatory and optional features of the VDSL2 standard
- Supports VDSL2 profiles
  - Fx100100-5 supports 8a/8b/8c/8d, 12a/12b, 17a and 30a
- Fx10050-5 supports 8a/8b/8c/8d, 12a/12b and 17a
- Plug-and-play multi-mode (VDSL2,VDSL, ADSL2+, ADSL2 and ADSL) operation per port
- Feature set optimized for triple play and IPTV including:
  - Available on-chip classification, queuing and scheduling for enhanced quality of service
  - (QoS) for IPv4 and IPv6 networks
  - Support for dual latency, dual interleaving over xMII, PL2 and PL3 interfaces for interworking with low cost 10/100 Ethernet switch chips as well as high-performance network processors
  - Maximum interleaver and de-interleaver memory for impulse noise protection (INP)
  - Eraser detection and decoding for enhanced impulse noise protection
- Backward interoperable with deployed CPE

- Highly-integrated chipset consists of the following:
  - Eight-port BME (DSP Engine) a single chip data pump that integrates a framer, deframer, FFT/IFFT engines, interleaver/ de-interleaver memory and network interfaces.
- An embedded 200 MIPS processor performs control-plane and management functions for all ports. The BME is available in different versions to support different levels of QoS.
- Four-port AFE integrates high performance converters (DAC and ADC)
- Four-port IFE integrates the variable gain amplifier (VGA), programmable gain amplifier (PGA), and filters
- Two-port line driver (HLD) with integrated low noise amplifier (LNA) enables adaptive hybrid for best line-impedance matching and supports programmable drive levels from 8.5 – 20.5 dBm
- iPOS, which consists of firmware and OS-independent APIs that enable easy integration into existing management software

- Enhanced power savings modes: software can turn off quad ports in BME, and individual ports in the AFE, IFE, and HLD for maximum power savings
- Standards-compliant DMT line coding ensures spectral compatibility with POTS, ISDN, and DSL services per T1.417 standard
- · Region-specific RFI notching
- IEEE 1149.1 compliant JTAG interface
- Industrial temperature range (-40 °C to +85 °C)

© 2008 Ikanos Communications, Inc. All Rights Reserved. Ikanos Communications, Ikanos, the Ikanos logo, the "Bandwidth without boundaries" tagline, Fusiv, Fx, and FxS are among the trademarks or registered trademarks of Ikanos Communications. All other trademarks mentioned herein are properties of their respective holders. This information is protected by copyright and distributed under licenses restricting, without limitation, its use, reproduction, copying, distribution, and de-compilation. No part of this information may be reproduced in any form by any means electronic, mechanical, magnetic, optical, manual, or otherwise, without prior written authorization of an authorized officer of Ikanos Communications, Inc (Ikanos).

#### Disclaimer

This information is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by Ikanos. Ikanos assumes no responsibility or liability for any errors or inaccuracies that may appear in this material. Ikanos makes no representations or warranties with respect to the design and documentation herein described and especially disclaims any implied warranties of merchantability or fitness for any particular purpose. References in this document to an industry or technology standard should not be interpreted as a warranty that the product or feature described complies with all aspects of that standard. In addition, standards compliance and the availability of certain features will vary according to software release version. For further information regarding the standards compliance of a particular software release, and the features included in that release, refer to the release notes for that product.

Ikanos reserves the right to revise the design and associated documentation and to make changes from time to time in the content of this document without obligation of Ikanos to notify any person of such revisions or changes. Use of this document does not convey or imply any license under patent or other rights. Ikanos does not authorize the use of its products in life-support systems where a malfunction or failure may result in injury to the user. A manufacturer that uses Ikanos products in life-support applications assumes all the risks of doing so and indemnifies Ikanos against all charges.

For more information, contact Ikanos.

Ikanos Communications, Inc. 47669 Fremont Boulevard Fremont, California 94538

www.ikanos.com

P +1 510.979.0400

F +1 510.979.0500

E sales@ikanos.com



