

Dual Digital Potentiometer Chip

FEATURES

- Ultra low power consumption, quiet, pumpless design
- Two digitally controlled, 256-position potentiometers
- Serial port provides means for setting and reading bothpotentiometers
- Resistors can be connected in series to provide increased total resistance
- 14-pin DIP, 16-pin SOIC, 20-pin TSSOP packages
- \bullet Resistive elements are temperature compensated to $\pm 0.3 \, LSB$ relative linearity
- Standard resistance values:
 - $\text{DS1267--10}\,{\sim}\,10\text{K}\Omega$
 - DS1267–50 \sim 50K $\!\Omega$
 - DS1267-100 \sim 100K Ω
- Operating Temperature Range
 - − −40°C to +85°C

DESCRIPTION

The DS1267 consists of two digitally controlled solidstate potentiometers. Each potentiometer is composed of 256 resistive sections. Between each resistive section and both ends of the potentiometer are tap points which are accessible to the wiper. The position of the wiper on the resistive array is set by an 8-bit value that controls which tap point is connected to the wiper output. Communication and control of the device are accomplished via a 3-wire serial port interface. This interface allows the device wiper position to be read or written.

Both potentiometers can be connected in series (or stacked) for an increased total resistance with the same resolution. For multiple device single processor environments, the DS1267 can be cascaded or daisy chained. This feature provides for control of multiple devices over a single 3–wire bus.

PIN ASSIGNMENT

∨в□	1 14	Vcc			
Н1 🗌	2 13	S _{OUT}	∨вш		16 III V _{CC}
L1 🗌	3 12	W0		2	15 III NC
W1	4 11	H0	H1 []]	3	14 III S _{OUT}
RST	5 10	LO	L1 [[[]] W1 [[[]]]	4 5	13 Ш WO 12 Ш HO
СГК	6 9	C _{OUT}	RST III	6	11 III LO
		-	СLК 🖽	7	10 🖽 C _{OUT}
GND	7 8	DQ	GND 🎞	8	9 III DQ
14 S	⊢PIN DIP (300 M ee Mech. Drawing Section	L) js	16–PI See	N SOIC Mech. I Section	(300 MIL) Drawings on
	VB 🗌	1	20	V _{CC}	
	NC 🗌	2	19 🗖	NC	
	H1 🗌	3	18 🗆	NC	
	L1 🗌	4	17 🗖	SOUT	
	W1 🗌	5	16 🗌	W0	
	RST [6	15 🗌	H0	
	CLK	7	14 🗖	L0	
	NC 🗌	8	13 🗌	C _{OUT}	
	NC 🗌	9	12 🗌	NC	
	GND	10	11	DQ	

20-PIN TSSOP (173 MIL)

PIN DESCRIPTION

L0, L1	_	Low End of Resistor
H0, H1	_	High End of Resistor
W0, W1	-	Wiper Terminal of Resistor
VB	-	Substrate Bias Voltage
S _{OUT}	-	Stacked Configuration Output
RST	_	Serial Port Reset Input
DQ	_	Serial Port Data Input
CLK	_	Serial Port Clock Input
C _{OUT}	_	Cascade Port Output
V _{CC}	_	+5 Volt Supply
GND	_	Ground
NC	_	No Internal Connection

The DS1267 is offered in three standard resistance values which include 10K, 50K, and 100K ohm versions. Available packages for the device include a 14–pin DIP, 16–pin SOIC, and 20–pin TSSOP.


OPERATION

The DS1267 contains two 256–position potentiometers whose wiper positions are set by an 8–bit value. These two 8–bit values are written to a 17–bit I/O shift register which is used to store the two wiper positions and the stack select bit when the device is powered. A block diagram of the DS1267 is presented in Figure 1.

Communication and control of the DS1267 is accomplished through a 3-wire serial port interface that drives an internal control logic unit. The 3-wire serial interface consists of the three input signals: RST, CLK, and DQ.

The \overline{RST} control signal is used to enable the 3-wire serial port operation of the device. The Chip is selected when \overline{RST} is high and \overline{RST} must be high to begin any communication to the DS1267. The CLK signal input is used to provide timing synchronization for data input and output. The DQ signal line is used to transmit potentiometer wipersettings and the stack select bit configuration to the 17-bit I/O shift register of the DS1267. Figure 9(a) presents the 3–wire serial port protocol. As shown, the 3–wire port is inactive when the \overline{RST} signal input is low. Communication with the DS1267 requires the transistion of the \overline{RST} input from a low state to a high state. Once the 3–wire port has been activated, data is entered into the part on the low to high transistion of the CLK signal inputs. Three–wire serial timing requirements are provided in the timing diagrams of Figure 9(b).(c).

Data written to the DS1267 over the 3–wire serial interface is stored in the 17–bit I/O shift register (see Figure 2). The 17–bit I/O shift register contains both 8–bit potentiometer wiper position values and the stack select bit. The composition of the I/O shift register is presented in Figure 2. Bit 0 of the I/O shift register contains the stack select bit. This bit will be discussed in the section entitled Stacked Configuration. Bits 1 through 8 of the I/O shift register contain the potentiometer–1 wiper positionvalue. Bit 1 will contain the MSB of the wiper setting for potentiometer–1 and bit 8 the LSB for the wiper setting. Bits 9 through 16 of the I/O shift register contain the value of the potentiometer–0 wiper position with the MSB for the wiper position occupying bit 9 and the LSB bit 16.



DS1267 BLOCK DIAGRAM Figure 1

020599 2/10

I/O SHIFT REGISTER Figure 2



17-BIT I/O SHIFT REGISTER

Transmission of data always begins with the stack select bit followed by the potentiometer–1 wiper position value and lastly the potentiometer–0 wiper position value.

When wiper position data is to be written to the DS1267, 17 bits (or some integer multiple) of data should always be transmitted. Transactions which do not send a complete 17–bits (or multiple) will leave the register incomplete and possibly an error in the desired wiper positions.


After a communication transaction has been completed the \overline{RST} signal input should be taken to a low state to prevent any inadvertent changes to the device shift register. Once \overline{RST} has reached a low state, the contents of the I/O shift register are loaded into the respective multiplexers for setting wiper position. A new wiper position will only engage after a \overline{RST} transition to the inactive state. On device power–up the DS1267 wiper positions will be set at 50% of the total resistance or binary value 1000 0000.

STACKED CONFIGURATION Figure 3

STACKED CONFIGURATION

The potentiometers of the DS1267 can be connected in series as shown in Figure 3. This is referred to as the stacked configuration. The stacked configuration allows the user to double the total end-to-end resistance of the part and the number of steps to 512 (or 9 bits of resolution).

The wiper output for the combined stacked potentiometer will be taken at the S_{OUT} pin, which is the multiplexed outputof the wiper of potentiometer–0 (W0) or potentiometer–1 (W1). The potentiometer wiper selected at the S_{OUT} output is governed by the setting of the stack select bit (bit 0) of the 17–bit I/O shift register. If the stack select bit has value 0, the multiplexed output, S_{OUT} , will be that of the potentiometer–0 wiper. If the stack select bit has value 1, the multiplexed output, S_{OUT} , will be that of the potentiometer–1 wiper.




020599 3/10

CASCADE OPERATION

A feature of the DS1267 is the ability to control multiple devices from a single processor. Multiple DS1267s can be linked or daisy chained as shown in Figure 4. As a databit is entered into the I/O shift register of the DS1267 a bit will appear at the C_{OUT} output within a maximum

delay of 50 nanoseconds. The stack select bit of the DS1267 will always be the first out the part at the beginning of a transaction. Additionally the C_{OUT} pin is always active regardless of the state of RST. This allows one to read the I/O shift register without changing its value.

CASCADING MULTIPLE DEVICES Figure 4





The C_{OUT} output of the DS1267 can be used to drive the DQ input of another DS1267. When connecting multiple devices, the total number of bits transmitted is always 17 times the number of DS1267s in the daisy chain.

An optional feedback resistor can be placed between the C_{OUT} terminal of the last device and the first DS1267 DQ input thus allowing the controlling processor to read, as well as, write data, or circularly clock data through the daisy chain. The value of the feedback or isolation resistor should be in the range from 1K to 10K ohms.

When reading data via the C_{OUT} pin and isolation resistor, the DQ line is left floating by the reading device. When \overline{RST} is driven high, bit 17 is present on the C_{OUT} pin, which is fed back to the input DQ pin through the isolation resistor. When the CLK input transitions low to high, bit 17 is loaded into the first position of the I/O shift register and bit 16 becomes present on C_{OUT} and DQ of the next device. After 17 bits (or 17 times the number of DS1267s in the daisy chain), the data has shifted completely around and back to its original position. When RST transitions to the low state to end data transfer, the value (the same as before the read occurred) is loaded into the wiper–0, wiper–1, and stack select bit I/O register.

ABSOLUTE AND RELATIVE LINEARITY

Absolute linearity is defined as the difference between the actual measured output voltage and the expected output voltage. Figure 5 presents the test circuit used to measure absolute linearity. Absolute linearity is given in terms of a minimum increment or expected output when the wiper is moved one position. In the case of the test circuit, a minimum increment (MI) or one LSB would equal 10/512 volts. The equation for absolute linearity is given as follows:

(1) ABSOLUTE LINEARITY

 $AL=\{V_O(actual) - V_O(expected)\}/MI$

Relative Linearity is a measure of error between two adjacentwiper position points and is given in terms of MI by equation (2).


(2) RELATIVE LINEARITY

 $RL=\{V_O(n+1) - V_O(n)\}/MI$

Figure 6 is a plot of absolute linearity and relative linearity versus wiper position for the DS1267 at 25°C. The specification for absolute linearity of the DS1267 is ± 0.75 MI typical. The specification for relative linearity of the DS1267 is ± 0.3 MI typical.

020599 4/10


LINEARITY MEASUREMENT CONFIGURATION Figure 5



NOTE:

In this setup, a $\pm 2\%$ delta in total resistance R0 to R1 would cause a ± 2.5 MI error.






020599 5/10

TYPICAL APPLICATION CONFIGURATIONS


Figures 7 and 8 show two typical application configurations for the DS1267. By connecting the wiper terminal of the part to a high impedance load, the effects of the wiper resistance is minimized, since the wiper resistance can vary from 400 to 1000 ohms depending on wiper voltage. Figure 7 presents the device connected in an inverting variblegain amplifier. The gain of the circuit on Figure 7 is given by the following equation: Av = -n/(255-n); where n = 0 to 255

Figure 8 shows the deivce operaing in a fixed gain attenuator where the potentiometer is used to attenuate an incoming signal. Note the resistance R1 is chosen to be much greater than the wiper resistance to minimize its effect on circuit gain.

INVERTING VARIABLE GAIN AMPLIFIER Figure 7



FIXED GAIN ATTENUATOR Figure 8



020599 6/10

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground (VB=GND) Voltage on Resistor Pins when VB=-5.5V Voltage on V_B Operating Temperature Storage Temperature Soldering Temperature -1.0V to +7.0V -5.5V to +7.0V -5.5 to GND -40°C to +85°C industrial -55°C to +125°C 260°C for 10 seconds

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPER	$(-40^{\circ}C \text{ to } +85^{\circ}C; V_{CC}=5.0V \pm 10\%)$					
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5		5.5	V	1
Input Logic 1	V _{IH}	2.0		V _{CC} +0.5	V	1
Input Logic 0	V _{IL}	-0.5		+0.8	V	1
Substrate Bias	VB	-5.5		GND	V	1
Resistor Inputs	L, H, W	V _B -0.5		V _{CC} +0.5	V	2

DC ELECTRICAL CHARACTERISTICS

(–40°C to +85°C; V_{CC}=5.0V \pm 10%)

		(, , , , , , , , , , , , , , , , , , ,				
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Supply Current	Icc		22	650	μA	9
InputLeakage	ILI	-1		+1	μΑ	
Wiper Resistance	R _W		400	1000	Ω	5
Wiper Current	IW			1	mA	
Output Leakage	I _{LO}	-1		+1	μA	
Logic 1 Output @ 2.4 Volts	I _{OH}	-1			mA	7
Logic 0 Output @ 0.4 Volts	I _{OL}			4	mA	7
Standby Current	I _{STBY}		22		μΑ	5

ANALOG RESISTOR CHARACTERISTICS				(–40°C to +85°C; V _{CC} =5.0V \pm 10%)			
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES	
End-to-End Resistor Tolerance		-20		+20	%		
AbsoluteLinearity			±0.75		LSB	3	
RelativeLinearity			±0.3		LSB	4	
-3 dB Cutoff Frequency	F _{CUTOFF}				Hz	6	
TemperatureCoefficient			±800		ppm/C		

DS1267

CAPACITANCE						(t _A =25°C)
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Input Capacitance	C _{IN}			5	pF	
OutputCapacitance	C _{OUT}			7	pF	

AC ELECTRICAL CHARACTERISTICS

 $(-40^{\circ}\text{C to }+85^{\circ}\text{C}; \text{V}_{\text{CC}}=5.0\text{V}\pm10\%)$


PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
CLK Frequency	f _{CLK}	DC		10	MHz	8
Width of CLK Pulse	t _{CH}	50			ns	8
Data Setup Time	t _{DC}	30			ns	8
Data Hold Time	t _{CDH}	10			ns	8
Propagation Delay Time Low to High Level Clock to Output	t _{PLH}			50	ns	8
Propagation Delay Time High to Low Level	t _{PHL}			50	ns	8
RST High to Clock Input High	t _{CC}	50			ns	8
RST Low from Clock Input High	t _{HLT}	50			ns	8
RST Inactive	t _{RLT}	125			ns	8
CLK Rise Time, CLK Fall Time	t _{CR}			50	ns	8

NOTES:


- 1. All voltages are referenced to ground.
- 2. Resistor inputs cannot exceed the substrate bias voltage, Vb, in the negative direction.
- 3. Absolute linearity is used to determine wiper voltage versus expected voltage as determined by wiper position. Device test limits ±1.6 LSB.
- 4. Relative linearity is used to determined the change in voltage between successive tap positions. Device test limits ± 0.5 LSB.
- 5. Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage.
- 6. -3 dB cutoff frequency characteristics for the DS1267 depend on potentiometer total resistance: DS1267-010; 1 MHz, DS1267-050; 200 KHz, DS1267-100; 100 KHz.
- 7. C_{OUT} is active regardless of the state of \overline{RST} .
- 8. See Figure 9(a), (b), and (c).
- 9. See Figure 11.

020599 8/10


TIMING DIAGRAMS Figure 9



(B) START OF COMMUNICATION TRANSACTION




(C) END OF COMMUNICATION TRANSACTION




020599 9/10

DIGITAL OUTPUT LOAD SCHEMATIC Figure 10



TYPICAL SUPPLY CURRENT VS. SERIAL CLOCK RATE Figure 11



020599 10/10